gsomlo / yoloRISCLinks
A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
☆26Updated 6 years ago
Alternatives and similar repositories for yoloRISC
Users that are interested in yoloRISC are comparing it to the libraries listed below
Sorting:
- PicoRV☆44Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆33Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- ☆38Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Wishbone interconnect utilities☆41Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- ☆64Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- OpenFPGA☆34Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago