gsomlo / yoloRISCLinks
A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
☆26Updated 5 years ago
Alternatives and similar repositories for yoloRISC
Users that are interested in yoloRISC are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- ☆33Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- ☆36Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆63Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- RISC-V processor☆31Updated 3 years ago
- ☆22Updated 3 weeks ago
- Open Source AES☆31Updated last year
- ☆26Updated 4 years ago
- ☆22Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago