gsomlo / yoloRISC
A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
☆26Updated 5 years ago
Alternatives and similar repositories for yoloRISC:
Users that are interested in yoloRISC are comparing it to the libraries listed below
- ☆33Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last week
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A pipelined RISC-V processor☆52Updated last year
- Benchmarks for Yosys development☆23Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Spen's Official OpenOCD Mirror☆48Updated 2 weeks ago
- ☆36Updated 2 years ago
- ☆22Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- ☆33Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated 2 months ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year