There are many RISC V projects on iCE40. This one is mine.
☆14Jun 25, 2020Updated 5 years ago
Alternatives and similar repositories for up5k_riscv
Users that are interested in up5k_riscv are comparing it to the libraries listed below
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- ☆12May 29, 2020Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A universal control panel for Video for Linux Two (V4L2) devices.☆14Mar 30, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- enclosure for the mainboard and zturn lite☆13Mar 13, 2020Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated last month
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Development board for Lattice Crosslink-NX 72QFN☆31Oct 22, 2020Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆19Feb 26, 2026Updated last week
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 6 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year