☆19Aug 10, 2020Updated 5 years ago
Alternatives and similar repositories for PVS464
Users that are interested in PVS464 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Oct 23, 2025Updated 5 months ago
- ☆17Dec 21, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Example Codes for Snorkeling in Verilog Bay☆16Sep 9, 2016Updated 9 years ago
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated this week
- 一种基于FPGA平台的实时视频去雾系统项目代码，其中bit流文件可以直接下载到PYNQ-Z2开发板上，通过usb和hdmi设备输入有雾视频，将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆20Nov 24, 2019Updated 6 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- 手搓CPU系列-硬件设计☆13Mar 21, 2023Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆11Jul 4, 2023Updated 2 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆28Nov 15, 2019Updated 6 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jul 16, 2020Updated 5 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- ☆15Jul 17, 2020Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- KitProg3 Firmware repo☆17Jul 10, 2025Updated 8 months ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆10Jul 15, 2021Updated 4 years ago
- ☆14Jul 17, 2020Updated 5 years ago
- ☆18Sep 3, 2014Updated 11 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 8 years ago
- ☆20Nov 3, 2016Updated 9 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- ☆18Jul 28, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago