This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.
☆10Jul 7, 2021Updated 4 years ago
Alternatives and similar repositories for Sparse_Dense_Matrix_Multiplication
Users that are interested in Sparse_Dense_Matrix_Multiplication are comparing it to the libraries listed below
Sorting:
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- A client-server based file transfer program using UDP and TCP written in Python.☆10Apr 13, 2015Updated 10 years ago
- It demonstrates web scraping and data collection techniques using Python's BeautifulSoup and pandas libraries. The script extracts data f…☆13Nov 20, 2024Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Mar 30, 2021Updated 4 years ago
- Super Scraper is a modern web scraping solution built with FastAPI, Next.js, and LangChain. It allows users to scrape static and dynamic …☆10May 30, 2024Updated last year
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A web application (with multiple API project options) that uses MariaDB HTAP!☆10Dec 12, 2022Updated 3 years ago
- POSIX-compatible tiny multi-threading library for Intel Nios II / Xilinx Zynq-7000☆13Jun 14, 2020Updated 5 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- PredictiX is a comprehensive multi-disease prediction system built using the MERN stack and integrated with machine learning models. It a…☆13Jun 20, 2025Updated 8 months ago
- Client-Freelancer Partnership - Jobs Search - Posting jobs☆12May 9, 2021Updated 4 years ago
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 2 months ago
- Will Two Do? Varying Dimensions in Electrocardiography: The PhysioNet/Computing in Cardiology Challenge 2021☆10Jan 6, 2026Updated last month
- eBPF kernels and user space tools for BeagleBone SBCs☆10Jan 16, 2022Updated 4 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Jul 31, 2025Updated 7 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- ☆15Oct 20, 2025Updated 4 months ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year