This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.
☆10Jul 7, 2021Updated 4 years ago
Alternatives and similar repositories for Sparse_Dense_Matrix_Multiplication
Users that are interested in Sparse_Dense_Matrix_Multiplication are comparing it to the libraries listed below
Sorting:
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Jan 6, 2023Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Mar 30, 2021Updated 4 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- The codes for CVPR 2025 paper "RNG: Relightable Neural Gaussians"☆27Jul 23, 2025Updated 7 months ago
- This is a custom library for data processing, visualization and machine learning tools.☆14Dec 28, 2025Updated 2 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- A client-server based file transfer program using UDP and TCP written in Python.☆10Apr 13, 2015Updated 10 years ago
- MATLAB 2019a functions for easy, data acquisition from the Siglent SDS1202X-E oscilloscope via USB or Ethernet. It also works with other …☆15Apr 19, 2020Updated 5 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- 基于arceos unikernel的轻量组件化宏内核 starry-next, 位列支持linux app的宏内核排行榜：https://learningos.cn/oscomptest-grading , starry-next指导书：https://azure-sta…☆20Nov 26, 2025Updated 3 months ago
- Super Scraper is a modern web scraping solution built with FastAPI, Next.js, and LangChain. It allows users to scrape static and dynamic …☆10May 30, 2024Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last month
- 配套代码《FPGA Verilog开发实战指南——基于Altera EP4CE10》☆13Jul 22, 2021Updated 4 years ago
- A web application (with multiple API project options) that uses MariaDB HTAP!☆10Dec 12, 2022Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- A fully featured banking API built with FastAPI,Docker,Celery,Redis,RabbitMQ with an AI/ML transaction analysis and fraud detection syste…☆20Sep 4, 2025Updated 6 months ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- ☆16Oct 20, 2025Updated 5 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆32Nov 8, 2024Updated last year
- Client-Freelancer Partnership - Jobs Search - Posting jobs☆12May 9, 2021Updated 4 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12Dec 10, 2024Updated last year
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- ML pipeline and web app for classifying disaster response messages.☆10Oct 6, 2018Updated 7 years ago
- PredictiX is a comprehensive multi-disease prediction system built using the MERN stack and integrated with machine learning models. It a…☆13Jun 20, 2025Updated 9 months ago
- Disease prediction system predicts disease according to the symptoms given by the user .After prediction the system suggests doctor for c…☆13Jun 3, 2021Updated 4 years ago
- ☆37Oct 16, 2024Updated last year
- Serverless setup using node.js☆14Jun 8, 2021Updated 4 years ago