ic-lab-duth / DRIMLinks
DUTH RISC-V Microprocessor
☆20Updated 6 months ago
Alternatives and similar repositories for DRIM
Users that are interested in DRIM are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆30Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Platform Level Interrupt Controller☆41Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Advanced Architecture Labs with CVA6☆62Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- ☆26Updated last year
- ☆29Updated 4 years ago
- ☆50Updated 6 years ago
- ☆34Updated 6 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- ☆21Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆59Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year