DUTH RISC-V Microprocessor
☆25Dec 4, 2024Updated last year
Alternatives and similar repositories for DRIM
Users that are interested in DRIM are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 9, 2026Updated last week
- ☆16May 10, 2019Updated 6 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated last month
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- A basic verilog driver for the TM1638 LED and key matrix chip☆20Dec 22, 2017Updated 8 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 6 months ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- Tiny VGA Pmod board designed in KiCad☆24Sep 4, 2024Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 10 months ago
- ☆17Sep 20, 2021Updated 4 years ago
- ☆15May 13, 2022Updated 3 years ago
- Designing Video Game Hardware in Verilog☆27Jan 5, 2020Updated 6 years ago
- This repository contains the TLA+ specification of the ownership and the reliable commit protocols for transactions in Zeus work that app…☆20Jun 12, 2022Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ☆11May 30, 2024Updated last year
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆26Feb 13, 2026Updated last month
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- A taint tracing plugin for Valgrind, unofficial mirror for https://code.google.com/p/flayer/☆16Aug 5, 2015Updated 10 years ago
- ☆15Apr 7, 2024Updated last year
- ☆32Jan 21, 2026Updated 2 months ago