DUTH RISC-V Microprocessor
☆26Apr 5, 2026Updated 6 months ago
Alternatives and similar repositories for DRIM
Users that are interested in DRIM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- ☆38Oct 5, 2026Updated 3 weeks ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Oct 21, 2026Updated last week
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- ☆10Mar 11, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆21Jan 31, 2026Updated 8 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Oct 22, 2026Updated last week
- ☆15May 10, 2019Updated 7 years ago
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- PDF to JSON, JSON to PDF and etc.☆12Apr 18, 2018Updated 8 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Designs, infrastructure, and experiments around Race Logic☆26Jun 25, 2020Updated 6 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Oct 19, 2026Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- Open-source of MSD framework☆16Sep 12, 2023Updated 3 years ago
- A basic verilog driver for the TM1638 LED and key matrix chip☆20Dec 22, 2017Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- ☆16Oct 30, 2018Updated 8 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated last week
- IP tunnel compressing VoIP traffic☆11Mar 9, 2016Updated 10 years ago
- Privacy Enhancements for Android☆14Jun 23, 2020Updated 6 years ago
- Designing Video Game Hardware in Verilog☆29Jan 5, 2020Updated 6 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year