ic-lab-duth / DRIMLinks
DUTH RISC-V Microprocessor
☆20Updated 6 months ago
Alternatives and similar repositories for DRIM
Users that are interested in DRIM are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆27Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆29Updated last month
- Platform Level Interrupt Controller☆40Updated last year
- ☆58Updated 4 years ago
- ☆33Updated 6 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆28Updated 4 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- Simple single-port AXI memory interface☆41Updated 11 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- ☆21Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆26Updated last year
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- APB UVC ported to Verilator☆11Updated last year
- ☆49Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago