ic-lab-duth / DRIMLinks
DUTH RISC-V Microprocessor
☆20Updated 8 months ago
Alternatives and similar repositories for DRIM
Users that are interested in DRIM are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆30Updated last week
- ☆34Updated 6 years ago
- ☆27Updated 5 years ago
- ☆77Updated 10 years ago
- ☆26Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- ☆17Updated 3 weeks ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆29Updated 5 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Simple single-port AXI memory interface☆45Updated last year
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- ☆21Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆53Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago