chad-q / andes-vector-riscv-dvLinks
Andes Vector Extension support added to riscv-dv
☆17Updated 5 years ago
Alternatives and similar repositories for andes-vector-riscv-dv
Users that are interested in andes-vector-riscv-dv are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- ☆21Updated 5 years ago
- Useful UVM extensions☆25Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- ☆20Updated 2 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- ☆26Updated 4 years ago
- ☆12Updated 9 years ago
- UVM Clock and Reset Agent☆13Updated 8 years ago
- Mirror of the Universal Verification Methodology from sourceforge☆35Updated 10 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆29Updated last week
- Various low power labs using sky130☆13Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- ☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- APB Logic☆19Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- make your verilog DUT test more smart☆22Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- UVM register utility generation by inputting xls table☆39Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago