Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
☆34Aug 28, 2023Updated 3 years ago
Alternatives and similar repositories for azadi-soc
Users that are interested in azadi-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆42Jun 24, 2020Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- ☆27May 31, 2021Updated 5 years ago
- The OpenPiton Platform☆32May 22, 2023Updated 3 years ago
- ☆37Oct 5, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- ☆13Jul 5, 2026Updated 3 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16Jul 16, 2026Updated 3 months ago
- LibreSilicon's Standard Cell Library Generator☆24Aug 22, 2026Updated last month
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆23Updated this week
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆22Jun 25, 2026Updated 3 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 6 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago