merledu / azadi-socLinks
Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
☆32Updated last year
Alternatives and similar repositories for azadi-soc
Users that are interested in azadi-soc are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- BlackParrot on Zynq☆41Updated 3 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- ☆29Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- ☆28Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- fpga verilog risc-v rv32i cpu☆11Updated 2 years ago