merledu / azadi-soc
Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
☆26Updated last year
Related projects ⓘ
Alternatives and complementary repositories for azadi-soc
- [UNRELEASED] FP div/sqrt unit for transprecision☆18Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- ☆16Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- ☆25Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- ☆10Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- Project ideas list for Google Summer of Code.☆11Updated 9 months ago
- ☆39Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- ☆37Updated 5 years ago
- ☆26Updated 7 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- To design test bench of the APB protocol☆15Updated 3 years ago