Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
☆34Aug 28, 2023Updated 2 years ago
Alternatives and similar repositories for azadi-soc
Users that are interested in azadi-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆28Jul 19, 2024Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆106Jun 24, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- ☆36May 21, 2026Updated 3 months ago
- The OpenPiton Platform☆31May 22, 2023Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated 2 months ago
- ☆14Jul 16, 2026Updated last month
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆14Aug 21, 2023Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆18Jun 25, 2026Updated last month
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆41Jun 24, 2020Updated 6 years ago
- ☆26May 31, 2021Updated 5 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆101Apr 25, 2026Updated 3 months ago
- ☆18Aug 26, 2016Updated 9 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆34Jul 17, 2025Updated last year
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆71May 4, 2026Updated 3 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- ☆11May 31, 2016Updated 10 years ago