0ctobyte / procyonLinks
Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
☆12Updated 2 years ago
Alternatives and similar repositories for procyon
Users that are interested in procyon are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- ☆30Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- APB Logic☆18Updated 6 months ago
- Platform Level Interrupt Controller☆41Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Hardware Formal Verification☆15Updated 4 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- APB UVC ported to Verilator☆11Updated last year
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Simple single-port AXI memory interface☆41Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- fpga verilog risc-v rv32i cpu☆11Updated 2 years ago