0ctobyte / procyon
Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for procyon
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- APB Logic☆12Updated 9 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- PCI Express controller model☆45Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- ☆21Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- YosysHQ SVA AXI Properties☆32Updated last year
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆21Updated 4 years ago
- fpga verilog risc-v rv32i cpu☆11Updated last year
- Simple single-port AXI memory interface☆36Updated 5 months ago
- APB UVC ported to Verilator☆11Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago