Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
☆12Apr 6, 2023Updated 2 years ago
Alternatives and similar repositories for procyon
Users that are interested in procyon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- DUTH RISC-V Microprocessor☆25Dec 4, 2024Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆21May 8, 2025Updated 10 months ago
- Minimal Forth interpreter for ARMv7 machines☆10Jul 26, 2017Updated 8 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Mach4 archived source.☆19Jun 7, 2024Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Sample project with ssd1306 and MAX30102☆14Dec 29, 2022Updated 3 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Dynamic Hashed Blocks (DHB) data structure for dynamic graphs☆12Sep 8, 2025Updated 6 months ago
- ☆10Mar 24, 2023Updated 2 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Mar 13, 2026Updated last week
- Extending the Neural Graph Algorithm Executor☆13Dec 8, 2022Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Homework assignments for CIS 4710/5710☆30Updated this week
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Scripts to recover (accidentally) deleted files from ext3 partitions☆14Aug 16, 2017Updated 8 years ago
- A ray tracer implemented in C++ capable of rendering scenes described by a Lua based DSL. Developed as a project for the CS488 course.☆15Jul 24, 2015Updated 10 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆10Updated this week
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 5 months ago