Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
☆12Apr 6, 2023Updated 3 years ago
Alternatives and similar repositories for procyon
Users that are interested in procyon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 6 months ago
- Minimal Forth interpreter for ARMv7 machines☆11Jul 26, 2017Updated 9 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- ☆14Jul 17, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenRISC processor IP core based on Tomasulo algorithm☆37Feb 18, 2022Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Mach4 archived source.☆21Jun 7, 2024Updated 2 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- A ray tracer implemented in C++ capable of rendering scenes described by a Lua based DSL. Developed as a project for the CS488 course.☆15Jul 24, 2015Updated 11 years ago
- Sample project with ssd1306 and MAX30102☆15Dec 29, 2022Updated 3 years ago
- ☆10Dec 8, 2022Updated 3 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆10Mar 24, 2023Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- DEPRECATED: Development repository for Chef Cookbook xfs☆12Feb 8, 2016Updated 10 years ago
- ☆11Feb 25, 2023Updated 3 years ago
- [DEPRECATED] Moved to ROCm/rocm-systems repo☆10Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Oct 19, 2026Updated last week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Extending the Neural Graph Algorithm Executor☆13Dec 8, 2022Updated 3 years ago
- Scripts to recover (accidentally) deleted files from ext3 partitions☆13Aug 16, 2017Updated 9 years ago
- iTerm2 is a terminal emulator for Mac OS X that does amazing things.☆17Apr 19, 2015Updated 11 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- The source documentation of FreeCAD, generated with 'make WebDoc'☆11Aug 2, 2022Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Library and tools to access the SGI X File System (XFS)☆13Oct 11, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆28May 20, 2021Updated 5 years ago
- Dynamic Hashed Blocks (DHB) data structure for dynamic graphs☆13Sep 23, 2026Updated last month
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago