0ctobyte / procyonLinks
Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.
☆12Updated 2 years ago
Alternatives and similar repositories for procyon
Users that are interested in procyon are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- ☆29Updated 3 weeks ago
- Platform Level Interrupt Controller☆42Updated last year
- DUTH RISC-V Microprocessor☆20Updated 9 months ago
- fpga verilog risc-v rv32i cpu☆12Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- ☆97Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated 3 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- Advanced Architecture Labs with CVA6☆67Updated last year
- ☆19Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆27Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆63Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- ☆29Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆64Updated 4 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆12Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆61Updated 2 weeks ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month