GabbedT / ApogeoRV
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
☆16Updated last week
Related projects ⓘ
Alternatives and complementary repositories for ApogeoRV
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 3 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- A reference book on System-on-Chip Design☆20Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 7 months ago
- ☆20Updated last month
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- ☆18Updated 3 years ago
- ☆25Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated 3 weeks ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆41Updated 2 weeks ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆27Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆15Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- RISC-V Matrix Specification☆14Updated 2 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- ☆37Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 8 months ago
- RISC-V Nox core☆61Updated 3 months ago