A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
☆22Sep 30, 2026Updated last month
Alternatives and similar repositories for ApogeoRV
Users that are interested in ApogeoRV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆25Apr 24, 2026Updated 6 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated last year
- 10-stage out-of-order RV64IMAFDC CPU☆11Oct 28, 2026Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 5 months ago
- A C99 compiler for RISC-V.☆12May 15, 2024Updated 2 years ago
- Advanced Architecture Labs with CVA6☆84Jan 16, 2024Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 4 years ago
- ☆22Nov 3, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated last month
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- Katze Ethernet Pmod Compatible Module☆12Jul 26, 2026Updated 3 months ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆24Apr 13, 2023Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- Make UEFI (BIOS) Setup IFR dumps easy to read, browse and use with UEFI Variable Tool☆16Nov 20, 2023Updated 2 years ago
- A RISC-V TestRIG Verification Engine based on QuickCheck☆12Oct 5, 2026Updated last month
- The RISC-V External Debug Security Specification☆20Updated this week
- Reimplementation of paper EIE by Stanford Song Han☆10Mar 18, 2021Updated 5 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 8 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆259Feb 24, 2025Updated last year
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- only display GPU☆10Mar 6, 2025Updated last year
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- RISC-V Nox core☆73Jul 22, 2025Updated last year
- ARM64 QEMU based kernel running and debug environment with GDB / DDD intergrated.☆12May 21, 2026Updated 5 months ago
- ☆15May 17, 2025Updated last year
- 📸 ADCs for faster image sensors☆13Updated this week