GabbedT / ApogeoRVLinks
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
☆17Updated 5 months ago
Alternatives and similar repositories for ApogeoRV
Users that are interested in ApogeoRV are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Pipelined 64-bit RISC-V core☆14Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 3 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆23Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- AIA IP compliant with the RISC-V AIA spec☆44Updated 8 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- ☆18Updated this week
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Updated 3 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆14Updated last week
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆25Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- ☆29Updated last week
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 6 months ago
- RISC-V Nox core☆68Updated 2 months ago
- ☆14Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- IOPMP IP☆19Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago