GabbedT / ApogeoRVLinks
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
☆17Updated 6 months ago
Alternatives and similar repositories for ApogeoRV
Users that are interested in ApogeoRV are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- Advanced Architecture Labs with CVA6☆68Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- Pipelined 64-bit RISC-V core☆14Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 6 years ago
- ☆30Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- IOPMP IP☆20Updated 3 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆17Updated this week
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- RISC-V Nox core☆68Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆23Updated 4 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago