GabbedT / ApogeoRVLinks
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
☆17Updated last month
Alternatives and similar repositories for ApogeoRV
Users that are interested in ApogeoRV are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- ☆29Updated last month
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- IOPMP IP☆18Updated 2 weeks ago
- Pipelined 64-bit RISC-V core☆15Updated last year
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆12Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆13Updated 2 months ago
- matrix-coprocessor for RISC-V☆16Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆28Updated 4 years ago
- A reference book on System-on-Chip Design☆29Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- PCI Express controller model☆57Updated 2 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- ☆22Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago