GabbedT / ApogeoRV
A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
☆16Updated last week
Alternatives and similar repositories for ApogeoRV:
Users that are interested in ApogeoRV are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- The RTL source for AnyCore RISC-V☆31Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆18Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆16Updated 3 weeks ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 8 months ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- ☆23Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- A reference book on System-on-Chip Design☆24Updated 11 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 6 months ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆30Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- ☆12Updated last month
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆13Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆15Updated this week
- Open source RTL simulation acceleration on commodity hardware☆24Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆14Updated 10 months ago
- RISC-V soft-core PEs for TaPaSCo☆18Updated 9 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 weeks ago