256-bit vector processor based on the RISC-V vector (V) extension
☆33May 1, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-Vector-Processor
Users that are interested in RISC-V-Vector-Processor are comparing it to the libraries listed below
Sorting:
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆17Sep 6, 2024Updated last year
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Mar 14, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- ☆14Jul 17, 2020Updated 5 years ago
- ☆21Mar 11, 2026Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆17Dec 31, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.☆29Mar 30, 2020Updated 5 years ago
- ☆12Apr 16, 2022Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆148Dec 2, 2019Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated 2 weeks ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆64Jul 14, 2021Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Fork of https://sourceforge.net/projects/tceetree/☆15Aug 3, 2017Updated 8 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆10Oct 25, 2022Updated 3 years ago