martinriis / RISC-V-Vector-ProcessorLinks
256-bit vector processor based on the RISC-V vector (V) extension
☆30Updated 4 years ago
Alternatives and similar repositories for RISC-V-Vector-Processor
Users that are interested in RISC-V-Vector-Processor are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆30Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- BlackParrot on Zynq☆48Updated this week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Simple single-port AXI memory interface☆46Updated last year
- A simple DDR3 memory controller☆60Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Platform Level Interrupt Controller☆43Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆73Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- ☆40Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 9 years ago