martinriis / RISC-V-Vector-Processor
256-bit vector processor based on the RISC-V vector (V) extension
☆28Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-Vector-Processor
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- round robin arbiter☆68Updated 10 years ago
- ☆26Updated 5 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- ☆25Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 8 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆37Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- ☆10Updated 4 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago