Tang-Haojin / YuQuanLinks
A RISC-V core running Debian (and a LoongArch core running Linux).
☆22Updated last year
Alternatives and similar repositories for YuQuan
Users that are interested in YuQuan are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- ☆67Updated 3 months ago
- ☆22Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- Pick your favorite language to verify your chip.☆49Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆18Updated 2 years ago
- ☆33Updated 2 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 4 months ago
- ☆17Updated 3 years ago
- Xiangshan deterministic workloads generator☆19Updated 2 weeks ago
- ☆86Updated 3 weeks ago
- ☆28Updated last week
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated this week
- Advanced Architecture Labs with CVA6☆61Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated last week
- The 'missing header' for Chisel☆20Updated 2 months ago
- 给NEMU移植Linux Kernel!☆18Updated last week
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- ☆11Updated 3 months ago
- Documentation for XiangShan Design☆26Updated last week
- Open-source high-performance non-blocking cache☆81Updated this week
- ☆86Updated this week
- ☆64Updated last month
- Open-source non-blocking L2 cache☆43Updated this week
- A framework for building hardware verification platform using software method☆20Updated last month