A RISC-V core running Debian (and a LoongArch core running Linux).
☆22Nov 24, 2025Updated 3 months ago
Alternatives and similar repositories for YuQuan
Users that are interested in YuQuan are comparing it to the libraries listed below
Sorting:
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆200Oct 14, 2024Updated last year
- ☆67Feb 26, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆42Feb 3, 2026Updated last month
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆66Aug 5, 2024Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- Open-source non-blocking L2 cache☆54Updated this week
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 28, 2026Updated last week
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 2 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago