Tang-Haojin / YuQuan
A RISC-V core running Debian (and a LoongArch core running Linux).
☆22Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for YuQuan
- "aura" my super-scalar O3 cpu core☆24Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆56Updated 4 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆16Updated 4 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- ☆76Updated 2 months ago
- ☆16Updated last year
- ☆119Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- ☆17Updated 2 years ago
- Open-source high-performance RISC-V processor☆23Updated this week
- ☆43Updated 4 months ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- ☆66Updated this week
- Open-source non-blocking L2 cache☆33Updated this week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- Open-source high-performance non-blocking cache☆67Updated this week
- ☆60Updated 3 months ago
- chipyard in mill :P☆76Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- Unit tests generator for RVV 1.0☆63Updated last month
- ☆20Updated 11 months ago
- ☆20Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 4 years ago
- ☆31Updated last month
- Pick your favorite language to verify your chip.☆31Updated this week
- ☆63Updated 2 years ago