Alternatives and similar repositories for YuQuan:

Users that are interested in YuQuan are comparing it to the libraries listed below

• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 7 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆27Updated 9 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 2 months ago
• OSCPU / chisel-playground
  ☆57Updated last month
• OSCPU / ysyxSoC
  ☆78Updated 3 weeks ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆18Updated 6 months ago
• CherrySprings / CherrySprings
  ☆17Updated last year
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆12Updated 3 weeks ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆24Updated this week
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆54Updated last year
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 5 months ago
• sequencer / arithmetic
  ☆32Updated 3 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆128Updated this week
• chipsalliance / t1
  ☆128Updated this week
• OpenXiangShan / GEM5
  ☆72Updated this week
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• OSCPU / openperf
  ☆11Updated 3 weeks ago
• OSCPU / yosys-sta
  ☆49Updated 3 weeks ago
• lizhirui / DreamCoreV2
  ☆21Updated last year
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆10Updated 9 months ago
• RV-BOSC / OpenNoC
  ☆76Updated this week
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated 3 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆70Updated 3 weeks ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆67Updated 10 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆71Updated last year