Tang-Haojin / YuQuan
A RISC-V core running Debian (and a LoongArch core running Linux).
☆22Updated last year
Alternatives and similar repositories for YuQuan:
Users that are interested in YuQuan are comparing it to the libraries listed below
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 weeks ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- Pick your favorite language to verify your chip.☆49Updated this week
- ☆22Updated 2 years ago
- ☆64Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 2 months ago
- ☆86Updated this week
- ☆18Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆20Updated last week
- ☆33Updated last month
- Open-source high-performance RISC-V processor☆29Updated last month
- ☆63Updated 2 weeks ago
- ☆27Updated this week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 5 months ago
- Xiangshan deterministic workloads generator☆18Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- Open-source non-blocking L2 cache☆42Updated this week
- Advanced Architecture Labs with CVA6☆58Updated last year
- ☆83Updated this week
- Basic chisel difftest environment for RTL design (WIP☆18Updated last month
- ☆21Updated last month
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated last month
- Open-source high-performance non-blocking cache☆80Updated 2 weeks ago
- ☆66Updated 9 months ago
- chipyard in mill :P☆78Updated last year
- 本项目已被合并至官方Chiplab中☆11Updated 3 months ago
- ☆11Updated 2 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆54Updated 8 months ago