A RISC-V core running Debian (and a LoongArch core running Linux).
☆23Nov 24, 2025Updated 4 months ago
Alternatives and similar repositories for YuQuan
Users that are interested in YuQuan are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆43Mar 18, 2026Updated last week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆204Oct 14, 2024Updated last year
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- 国科大计算机系本科课程经验总结☆17Oct 29, 2021Updated 4 years ago
- ☆67Mar 3, 2026Updated 3 weeks ago
- Open-source non-blocking L2 cache☆55Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- ☆66Aug 5, 2024Updated last year
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 6 months ago
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- ☆13Mar 15, 2026Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆17Mar 13, 2026Updated 2 weeks ago
- ☆30Jan 23, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated last week
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- ☆12Mar 26, 2024Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Code for ISSTA'21 paper 'Attack as Defense: Characterizing Adversarial Examples using Robustness'.☆12Sep 4, 2021Updated 4 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated last year