stillwater-sc / RISC-V-TensorCore
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆51Updated 3 years ago
Alternatives and similar repositories for RISC-V-TensorCore:
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
- Advanced Architecture Labs with CVA6☆56Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆69Updated last week
- ☆42Updated 6 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- BlackParrot on Zynq☆37Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆23Updated 6 months ago
- Pure digital components of a UCIe controller☆59Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆142Updated last week
- ☆32Updated 2 weeks ago
- ☆31Updated 5 years ago
- ☆40Updated 3 months ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- ☆26Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- ☆11Updated 4 months ago
- ☆40Updated 2 months ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆89Updated this week