stillwater-sc / RISC-V-TensorCoreLinks
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆62Updated 4 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆77Updated 2 years ago
- ☆58Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- An open-source UCIe implementation☆82Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 3 months ago
- ☆90Updated this week
- Public release☆58Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- BlackParrot on Zynq☆48Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- A dynamic verification library for Chisel.☆160Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- Next generation CGRA generator☆118Updated last week
- ☆82Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- ☆52Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago