Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆62Dec 19, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆41Mar 27, 2018Updated 7 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- ☆16Oct 2, 2019Updated 6 years ago
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆84Nov 26, 2025Updated 3 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- ☆40Feb 28, 2020Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- ☆15Jun 7, 2022Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- ☆14May 15, 2023Updated 2 years ago