stillwater-sc / RISC-V-TensorCore
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆47Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-TensorCore
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- ☆37Updated 5 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- ☆31Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆12Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆25Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- ☆47Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- BlackParrot on Zynq☆25Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆110Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month