stillwater-sc / RISC-V-TensorCoreLinks
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆57Updated 3 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated this week
- Advanced Architecture Labs with CVA6☆70Updated last year
- ☆56Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Pick your favorite language to verify your chip.☆72Updated this week
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Pure digital components of a UCIe controller☆75Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- ☆87Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- ☆54Updated 6 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆78Updated last month
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- Public release☆57Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆81Updated last year
- An almost empty chisel project as a starting point for hardware design☆33Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆218Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago