stillwater-sc / RISC-V-TensorCoreLinks
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆59Updated 3 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆71Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- ☆57Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆67Updated 4 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- An integrated CGRA design framework☆91Updated 8 months ago
- Public release☆58Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- ☆12Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Next generation CGRA generator☆116Updated this week
- CGRA framework with vectorization support.☆41Updated this week
- HLS for Networks-on-Chip☆37Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- ☆81Updated last year
- ☆22Updated 2 years ago