stillwater-sc / RISC-V-TensorCoreLinks
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆57Updated 3 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆65Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆47Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- ☆51Updated 6 years ago
- ☆68Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Pure digital components of a UCIe controller☆64Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- ☆60Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Public release☆53Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆112Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago
- BlackParrot on Zynq☆43Updated 4 months ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago