Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆68Dec 19, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆27Aug 23, 2021Updated 5 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 5 months ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆26Apr 24, 2026Updated 6 months ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- ☆14Updated this week
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49May 21, 2022Updated 4 years ago
- The RISC-V External Debug Security Specification☆20Oct 22, 2026Updated last week
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated last week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Oct 2, 2019Updated 7 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆16Nov 12, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- ☆13Jan 24, 2026Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- A C99 compiler for RISC-V.☆12May 15, 2024Updated 2 years ago
- ☆14Oct 5, 2024Updated 2 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago