stillwater-sc / RISC-V-TensorCoreLinks
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆57Updated 3 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆62Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- ☆50Updated 6 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- ☆34Updated 6 years ago
- ☆47Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- BlackParrot on Zynq☆42Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆65Updated last week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆59Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month