stillwater-sc / RISC-V-TensorCore
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆51Updated 3 years ago
Alternatives and similar repositories for RISC-V-TensorCore:
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated this week
- Advanced Architecture Labs with CVA6☆57Updated last year
- ☆43Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- BlackParrot on Zynq☆38Updated last month
- ☆33Updated last month
- Pure digital components of a UCIe controller☆61Updated 2 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆11Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated 3 weeks ago
- ☆55Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- ☆40Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Vector processor for RISC-V vector ISA☆117Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- ☆31Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago