Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆63Dec 19, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆25Aug 23, 2021Updated 4 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆12Apr 21, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆94Nov 26, 2025Updated 5 months ago
- AES☆15Oct 4, 2022Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆16Oct 16, 2021Updated 4 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated 2 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆13Feb 7, 2019Updated 7 years ago
- RISC-V Zve32x Vector Coprocessor☆218Jan 22, 2026Updated 4 months ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆16Mar 14, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RISC-V External Debug Security Specification☆20Updated this week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated 3 weeks ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆252Apr 25, 2026Updated 3 weeks ago
- ☆26Feb 15, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15Jun 7, 2022Updated 3 years ago
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 5 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆66Jul 14, 2021Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆35Dec 10, 2021Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆186Apr 4, 2026Updated last month
- ☆22Nov 3, 2025Updated 6 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25May 14, 2026Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- gups mirror☆12Oct 25, 2015Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Papers on LLM4EDA from 2023 and 2024☆48Jul 6, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago