stillwater-sc / RISC-V-TensorCoreLinks
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
☆62Updated 4 years ago
Alternatives and similar repositories for RISC-V-TensorCore
Users that are interested in RISC-V-TensorCore are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- ☆58Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An open-source UCIe implementation☆82Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- BlackParrot on Zynq☆48Updated this week
- Public release☆58Updated 6 years ago
- ☆63Updated 9 months ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- ☆82Updated last year
- An almost empty chisel project as a starting point for hardware design☆33Updated last year
- ☆22Updated 2 years ago
- Pick your favorite language to verify your chip.☆77Updated this week
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- A verilog implementation for Network-on-Chip☆81Updated 8 years ago
- ☆90Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- An integrated CGRA design framework☆91Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆225Updated 2 months ago