danielholanda / LeFlowLinks
Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
☆611Updated 5 years ago
Alternatives and similar repositories for LeFlow
Users that are interested in LeFlow are comparing it to the libraries listed below
Sorting:
- Verilog Generator of Neural Net Digit Detector for FPGA☆311Updated 2 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆466Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆828Updated last week
- Machine learning on FPGAs using HLS☆1,491Updated this week
- Quantized Neural Networks (QNNs) on PYNQ☆689Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆836Updated 4 months ago
- Bus bridges and other odds and ends☆563Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- ☆431Updated 8 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆345Updated 4 months ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- ☆247Updated 4 years ago
- DPU on PYNQ☆221Updated last year
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆753Updated 8 years ago
- Tutorial notebooks for hls4ml☆341Updated last week
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆352Updated last year
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,885Updated 3 years ago
- The OpenPiton Platform☆707Updated 2 weeks ago
- ☆107Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- NVDLA SW☆497Updated 4 years ago