danielholanda / LeFlowLinks
Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
☆619Updated 5 years ago
Alternatives and similar repositories for LeFlow
Users that are interested in LeFlow are comparing it to the libraries listed below
Sorting:
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆312Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆880Updated last week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆856Updated this week
- ☆451Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆214Updated 5 years ago
- Tutorial notebooks for hls4ml☆375Updated 2 weeks ago
- Computer Vision Overlays on Pynq☆187Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆354Updated last year
- SDAccel Examples☆359Updated 3 years ago
- ☆109Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆162Updated 8 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 3 months ago
- ☆249Updated 5 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆702Updated 3 years ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆525Updated 6 months ago
- DPU on PYNQ☆228Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆328Updated 8 months ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆430Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆365Updated 8 months ago
- Vitis_Accel_Examples☆558Updated last month
- Dataflow QNN inference accelerator examples on FPGAs☆234Updated last month