Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
☆626Jan 3, 2020Updated 6 years ago
Alternatives and similar repositories for LeFlow
Users that are interested in LeFlow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Machine learning on FPGAs using HLS☆2,065Updated this week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆229Apr 22, 2019Updated 7 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆453Dec 2, 2019Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆571Jan 5, 2019Updated 7 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,384Feb 14, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆291Dec 5, 2019Updated 6 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,027Updated this week
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆26Mar 21, 2018Updated 8 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆313Sep 7, 2022Updated 3 years ago
- Getting Started with Xilinx ML Suite☆337Jan 6, 2021Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆737Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆188Jan 28, 2017Updated 9 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆902Jan 16, 2026Updated 6 months ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- Tutorial notebooks for hls4ml☆436Jul 13, 2026Updated last week
- Caffe to VHDL☆68Jun 17, 2020Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 6 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open Source Deep Learning Inference Engine Based on FPGA☆164Jan 29, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 8 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,667Jul 8, 2026Updated last week
- ☆74Feb 16, 2023Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆114Apr 3, 2020Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,101Mar 30, 2026Updated 3 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,797Feb 24, 2026Updated 4 months ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…☆96Nov 7, 2020Updated 5 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago