Alternatives and similar repositories for CasHMC

Users that are interested in CasHMC are comparing it to the libraries listed below

• tactcomplabs / gc64-hmcsim
  Hybrid Memory Cube Simulation & Research Infrastructure
  ☆17Updated last month
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆42Updated 7 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆31Updated 3 years ago
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆55Updated 4 years ago
• estwings57 / HMC-MAC
  Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube
  ☆12Updated 8 years ago
• miglopst / PIM_NDP_papers
  ☆65Updated 4 years ago
• PKUZHOU / GNNear-PACT-2022
  GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
  ☆13Updated 2 years ago
• tsinghua-ideal / spada-sim
  The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow
  ☆37Updated 2 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆20Updated last year
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆56Updated 5 years ago
• he-actlab / planaria.code
  ☆28Updated 3 years ago
• NeuraChip / neurachip
  NeuraChip Accelerator Simulator
  ☆13Updated last year
• sparsh0mittal / destiny_3d_cache
  Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…
  ☆23Updated 6 months ago
• FCAS-LAB / Chiplet-Gem5-SharedMemory
  ☆31Updated last year
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆18Updated 2 months ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆58Updated 7 months ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago
• GT-CHIPS / gem5_chips
  gem5 repository to study chiplet-based systems
  ☆76Updated 6 years ago
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆28Updated 2 months ago
• UCLA-VAST / hbmbench
  ☆24Updated 4 years ago
• suchandler96 / gem5-NVDLA
  ☆31Updated 3 months ago
• Yinxiao-Feng / chiplet-network-sim
  ☆33Updated last month
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆65Updated 3 years ago
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆68Updated last year
• zslwyuan / PAAS_V1.0
  PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
  ☆43Updated 3 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆92Updated last year
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆122Updated 2 years ago
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆48Updated 3 years ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆82Updated last year