maestro-project / confuciuxLinks
☆32Updated 4 years ago
Alternatives and similar repositories for confuciux
Users that are interested in confuciux are comparing it to the libraries listed below
Sorting:
- ☆42Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆28Updated 2 years ago
- ☆29Updated 4 years ago
- ☆19Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆13Updated last year
- ☆10Updated 3 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆25Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- ☆72Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆35Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 9 months ago