maestro-project / confuciuxLinks
☆32Updated 4 years ago
Alternatives and similar repositories for confuciux
Users that are interested in confuciux are comparing it to the libraries listed below
Sorting:
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆41Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆16Updated 3 years ago
- ☆29Updated 3 years ago
- ☆28Updated 2 years ago
- ☆10Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- Tool for optimize CNN blocking☆93Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- ☆25Updated last year
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- ☆35Updated 5 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆32Updated 11 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆72Updated 2 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago