maestro-project / confuciuxLinks
☆33Updated 3 years ago
Alternatives and similar repositories for confuciux
Users that are interested in confuciux are comparing it to the libraries listed below
Sorting:
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆41Updated last year
- ☆28Updated 3 years ago
- Simulator for BitFusion☆100Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- ☆28Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- ☆10Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆35Updated 5 years ago
- Heterogenous ML accelerator☆18Updated 3 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- ☆16Updated 3 years ago
- PUMA Compiler☆29Updated 5 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- ☆11Updated 9 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- ☆72Updated 2 years ago
- ☆25Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- EQueue Dialect☆40Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago