cornell-zhang / FracBNN
FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
☆89Updated 3 years ago
Alternatives and similar repositories for FracBNN:
Users that are interested in FracBNN are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- ☆69Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- Simulator for BitFusion☆95Updated 4 years ago
- ☆39Updated 7 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆120Updated last year
- ☆71Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- ☆25Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- A co-design architecture on sparse attention☆49Updated 3 years ago
- ☆11Updated 9 months ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- ☆32Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 6 months ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- ☆99Updated 4 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago