cornell-zhang / FracBNNLinks
FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
☆95Updated 4 years ago
Alternatives and similar repositories for FracBNN
Users that are interested in FracBNN are comparing it to the libraries listed below
Sorting:
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- ☆31Updated 8 months ago
- ☆35Updated 5 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 7 months ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- ☆72Updated 2 years ago
- ☆42Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆11Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- ☆123Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- ☆18Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week