cornell-zhang / FracBNNLinks
FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
☆94Updated 3 years ago
Alternatives and similar repositories for FracBNN
Users that are interested in FracBNN are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- ☆71Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- ☆11Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago
- ☆27Updated 2 months ago
- Approximate layers - TensorFlow extension☆27Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- ☆58Updated 5 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- ☆41Updated 11 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week