cornell-zhang / FracBNNLinks
FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
☆94Updated 3 years ago
Alternatives and similar repositories for FracBNN
Users that are interested in FracBNN are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- ☆71Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆11Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Open-source of MSD framework☆16Updated last year
- ☆71Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- ☆41Updated 11 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- ☆27Updated 2 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆35Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆143Updated 3 weeks ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆112Updated 4 years ago