cornell-zhang / FracBNNLinks
FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations
☆94Updated 4 years ago
Alternatives and similar repositories for FracBNN
Users that are interested in FracBNN are comparing it to the libraries listed below
Sorting:
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- ☆30Updated 6 months ago
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆35Updated 5 years ago
- ☆72Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- ☆11Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆35Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆18Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated last week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- ☆40Updated last year
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year