Caffe to VHDL
☆68Jun 17, 2020Updated 6 years ago
Alternatives and similar repositories for haddoc2
Users that are interested in haddoc2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Toolchain for FPGA-based smart camera by Dream Team IP☆16Oct 8, 2018Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆229Apr 22, 2019Updated 7 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,387Feb 14, 2022Updated 4 years ago
- NIOSDuino - Arduino framework running on NIOS II☆17Apr 14, 2024Updated 2 years ago
- ☆39May 12, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 9 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automatic generation of FPGA-based learning accelerators for the neural network family☆70Dec 26, 2019Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- ☆14Oct 26, 2023Updated 2 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- A cross platform QT widget to emulate VT100 terminal☆23Jul 3, 2024Updated 2 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Jan 18, 2018Updated 8 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Jul 24, 2017Updated 9 years ago
- ☆17Mar 2, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- McPAT modeling framework☆13Oct 18, 2014Updated 11 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆119Dec 20, 2017Updated 8 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- CAN bus to USB adapter dongle☆12Jan 8, 2023Updated 3 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆81Oct 1, 2022Updated 3 years ago
- Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA☆16Apr 21, 2019Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated 2 years ago