DreamIP / haddoc2Links
Caffe to VHDL
☆68Updated 5 years ago
Alternatives and similar repositories for haddoc2
Users that are interested in haddoc2 are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- ☆83Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆91Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- ☆109Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- PYNQ Composabe Overlays☆74Updated last year
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- ☆65Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 5 years ago
- ☆46Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆72Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆282Updated 6 years ago