DreamIP / haddoc2
Caffe to VHDL
☆67Updated 4 years ago
Alternatives and similar repositories for haddoc2:
Users that are interested in haddoc2 are comparing it to the libraries listed below
- ☆83Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆91Updated 10 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- ☆57Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆151Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- PYNQ Composabe Overlays☆71Updated 10 months ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- ☆87Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- ☆45Updated 5 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 5 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆106Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago