DreamIP / haddoc2Links
Caffe to VHDL
☆68Updated 5 years ago
Alternatives and similar repositories for haddoc2
Users that are interested in haddoc2 are comparing it to the libraries listed below
Sorting:
- Xilinx Deep Learning IP☆94Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- ☆83Updated 5 years ago
- ☆63Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Board files to build Ultra 96 PYNQ image☆156Updated 2 months ago
- PYNQ Composabe Overlays☆73Updated last year
- CNN accelerator☆27Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- ☆46Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆66Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- ☆109Updated 6 years ago
- ☆85Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago