Caffe to VHDL
☆68Jun 17, 2020Updated 5 years ago
Alternatives and similar repositories for haddoc2
Users that are interested in haddoc2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Toolchain for FPGA-based smart camera by Dream Team IP☆16Oct 8, 2018Updated 7 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- ☆39May 12, 2017Updated 8 years ago
- NIOSDuino - Arduino framework running on NIOS II☆18Apr 14, 2024Updated last year
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769May 26, 2017Updated 8 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- A cross platform QT widget to emulate VT100 terminal☆22Jul 3, 2024Updated last year
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Jan 18, 2018Updated 8 years ago
- Parallel and Real-time Embedded Executives Scheduling Method☆37Updated this week
- McPAT modeling framework☆12Oct 18, 2014Updated 11 years ago
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆107Jan 17, 2026Updated 2 months ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆31Nov 7, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- ☆17Mar 2, 2021Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆312Nov 16, 2020Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- CAN bus to USB adapter dongle☆12Jan 8, 2023Updated 3 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago