Caffe to VHDL
☆68Jun 17, 2020Updated 5 years ago
Alternatives and similar repositories for haddoc2
Users that are interested in haddoc2 are comparing it to the libraries listed below
Sorting:
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Toolchain for FPGA-based smart camera by Dream Team IP☆16Oct 8, 2018Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆768May 26, 2017Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- FPGA Accelerator for CNN using Vivado HLS☆333Oct 25, 2021Updated 4 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- ☆39May 12, 2017Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Sep 7, 2017Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆283Dec 5, 2019Updated 6 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Oct 2, 2021Updated 4 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆31Nov 7, 2024Updated last year
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- CAN bus to USB adapter dongle☆12Jan 8, 2023Updated 3 years ago
- Python bindings for carl☆11May 27, 2025Updated 9 months ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Jan 18, 2018Updated 8 years ago
- ☆33Jul 22, 2020Updated 5 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- ☆14Mar 13, 2023Updated 2 years ago