groupsada / DeepBurningLinks
Automatic generation of FPGA-based learning accelerators for the neural network family
☆67Updated 5 years ago
Alternatives and similar repositories for DeepBurning
Users that are interested in DeepBurning are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆109Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆151Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- ☆72Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆68Updated 4 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 4 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- ☆57Updated 5 months ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago