groupsada / DeepBurningLinks
Automatic generation of FPGA-based learning accelerators for the neural network family
☆66Updated 5 years ago
Alternatives and similar repositories for DeepBurning
Users that are interested in DeepBurning are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆71Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- An integrated CGRA design framework☆89Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- HLS implemented systolic array structure☆41Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- ☆28Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- ☆41Updated 11 months ago
- ☆58Updated 5 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- ☆65Updated 6 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago