EECS-NTNU / bismo
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆135Updated 5 years ago
Alternatives and similar repositories for bismo:
Users that are interested in bismo are comparing it to the libraries listed below
- ☆57Updated 4 years ago
- Simulator for BitFusion☆97Updated 4 years ago
- ☆71Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated last month
- ☆90Updated 10 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- ☆70Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆41Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆188Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Vitis HLS Library for FINN☆191Updated last week
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆65Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago