EECS-NTNU / bismoLinks
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆147Updated 6 years ago
Alternatives and similar repositories for bismo
Users that are interested in bismo are comparing it to the libraries listed below
Sorting:
- ☆64Updated 5 years ago
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆108Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- first-order deep learning accelerator model☆21Updated 8 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- MAERI public release☆31Updated 4 years ago
- MAESTRO binary release☆22Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Vitis HLS Library for FINN☆210Updated last week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 6 years ago
- ☆40Updated 6 years ago
- ☆30Updated 6 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 3 years ago