EECS-NTNU / bismoLinks
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆139Updated 5 years ago
Alternatives and similar repositories for bismo
Users that are interested in bismo are comparing it to the libraries listed below
Sorting:
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- ☆58Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆71Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆71Updated 2 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆141Updated 3 weeks ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- ☆94Updated last year
- Vitis HLS Library for FINN☆198Updated 2 weeks ago
- Caffe to VHDL☆67Updated 5 years ago