EECS-NTNU / bismo
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆131Updated 5 years ago
Alternatives and similar repositories for bismo:
Users that are interested in bismo are comparing it to the libraries listed below
- ☆56Updated 4 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Simulator for BitFusion☆94Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆207Updated 5 years ago
- ☆69Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- ☆83Updated 7 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- ☆71Updated last year
- Residual Binarized Neural Network☆44Updated 6 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆78Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆54Updated 3 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- ☆40Updated 5 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Eyeriss chip simulator☆35Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆27Updated 5 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago