EECS-NTNU / bismoLinks
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆141Updated 5 years ago
Alternatives and similar repositories for bismo
Users that are interested in bismo are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- ☆71Updated 5 years ago
- ☆72Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Simulator for BitFusion☆101Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Approximate layers - TensorFlow extension☆27Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- first-order deep learning accelerator model☆19Updated 7 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- MAESTRO binary release☆22Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆34Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago