EECS-NTNU / bismo
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆131Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for bismo
- Simulator for BitFusion☆90Updated 4 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- ☆69Updated 4 years ago
- ☆55Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆69Updated last year
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆207Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- ☆82Updated 4 months ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆174Updated 4 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- first-order deep learning accelerator model☆18Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- Vitis HLS Library for FINN☆178Updated 2 weeks ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago