EECS-NTNU / bismo
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
☆132Updated 5 years ago
Alternatives and similar repositories for bismo:
Users that are interested in bismo are comparing it to the libraries listed below
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- Simulator for BitFusion☆95Updated 4 years ago
- ☆69Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- ☆56Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆71Updated 2 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Eyeriss chip simulator☆36Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- ☆78Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- Vitis HLS Library for FINN☆189Updated 2 weeks ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆40Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆55Updated 3 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.