hkust-zhiyao / MasterRTLLinks
MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
☆58Updated 5 months ago
Alternatives and similar repositories for MasterRTL
Users that are interested in MasterRTL are comparing it to the libraries listed below
Sorting:
- ☆23Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆20Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆27Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- The first version of TritonPart☆29Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated last year
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆54Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- ☆41Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆39Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- ☆77Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- ☆88Updated 4 months ago
- ☆16Updated 3 years ago