hkust-zhiyao / MasterRTL
MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
☆35Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for MasterRTL
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆20Updated 6 months ago
- ☆15Updated 2 years ago
- ☆21Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- This is a python repo for flattening Verilog☆13Updated last month
- ☆50Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- ☆27Updated 11 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- The first version of TritonPart☆22Updated 10 months ago
- Research paper based on or related to ABC.☆15Updated last week
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- ☆29Updated last year
- This is a repo to store circuit design datasets☆15Updated 10 months ago
- ☆45Updated last month
- ☆12Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆70Updated last week
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆11Updated 2 years ago
- An infrastructure for integrated EDA☆38Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year