hkust-zhiyao / MasterRTL
MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
☆43Updated 6 months ago
Alternatives and similar repositories for MasterRTL:
Users that are interested in MasterRTL are comparing it to the libraries listed below
- ☆22Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆24Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- ☆16Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- ☆15Updated 2 years ago
- ☆25Updated 11 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆16Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆38Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated last week
- An integrated CGRA design framework☆87Updated this week
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- The first version of TritonPart☆24Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆48Updated 9 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- ☆28Updated last year
- ☆50Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- ☆28Updated 10 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆100Updated last year
- Research paper based on or related to ABC.☆31Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago