MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
☆79May 29, 2025Updated last year
Alternatives and similar repositories for MasterRTL
Users that are interested in MasterRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- ☆21Oct 27, 2022Updated 3 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆327Feb 9, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24May 20, 2026Updated 4 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- An open-source benchmark for generating design RTL with natural language☆237Aug 15, 2026Updated 2 months ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Official code for DeepGate4☆16Jun 25, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆35Jun 17, 2026Updated 4 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆50May 18, 2024Updated 2 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆19Dec 21, 2020Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- ☆30Jun 25, 2024Updated 2 years ago
- ☆17Jul 21, 2025Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆22May 11, 2026Updated 5 months ago
- Research paper based on or related to ABC.☆74Jun 11, 2026Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆84Apr 30, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- ☆19May 24, 2023Updated 3 years ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆26Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆112Feb 27, 2026Updated 7 months ago
- ☆17Apr 16, 2024Updated 2 years ago