Entropy-xcy / sns

Related projects ⓘ

Alternatives and complementary repositories for sns

• cure-lab / DeepGate2
  ☆14Updated last year
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated last month
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆47Updated this week
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆17Updated 4 months ago
• amahzoon / genmul
  ☆14Updated 3 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 2 weeks ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆19Updated last year
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆15Updated this week
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆21Updated 2 months ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆17Updated last year
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆24Updated 2 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• ycunxi / FLowGen-CNNs-DAC18
  ☆14Updated 6 years ago
• lnis-uofu / ML-Mapper
  ☆9Updated last year
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 3 months ago
• pku-dasys / easymac
  ☆15Updated 2 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated 11 months ago
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated last year
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆67Updated 3 months ago
• fangwenji / tacas23-wasim
  ☆12Updated last year
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆12Updated 3 weeks ago
• zshi0616 / DeepGate2
  ☆27Updated 11 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆31Updated last week
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆17Updated last year
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆15Updated 9 months ago
• zshi0616 / python-deepgate
  ☆21Updated 4 months ago