Entropy-xcy / snsLinks
☆19Updated 2 years ago
Alternatives and similar repositories for sns
Users that are interested in sns are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆24Updated last year
- ☆15Updated 2 years ago
- ☆36Updated last year
- ☆22Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- ☆53Updated 2 months ago
- ☆17Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆31Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆19Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆23Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆16Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 2 months ago
- ☆15Updated 7 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago