☆20Oct 27, 2022Updated 3 years ago
Alternatives and similar repositories for sns
Users that are interested in sns are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- ☆15May 24, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆18Dec 18, 2023Updated 2 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆16May 11, 2018Updated 7 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆20Jun 12, 2024Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 8 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A collection of the pytorch implementation of neural bandit algorithm includes neuralUCB(Neural Contextual Bandits with UCB-based Explora…☆27Jul 15, 2025Updated 8 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆53Oct 28, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- ☆13Jun 12, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated 3 weeks ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆31Sep 19, 2025Updated 6 months ago
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- Lean 4 library of tools for parsing and compiling syntax and parser definitions.☆16Dec 10, 2023Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- A git repo that is creepy☆15Sep 14, 2020Updated 5 years ago