Alternatives and similar repositories for tacas23-wasim

Users that are interested in tacas23-wasim are comparing it to the libraries listed below

• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 8 months ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• amahzoon / genmul
  ☆16Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated 11 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆23Updated 3 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆15Updated 2 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated last week
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆46Updated this week
• SPbSAT / cirbo
  ☆22Updated last month
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆20Updated 3 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆57Updated this week
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆34Updated 8 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆17Updated 3 months ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated 2 years ago
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆12Updated 2 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆83Updated last month
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last month
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆16Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• yaoxufeng / RTLRewriter-Bench
  ☆34Updated last year
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆19Updated last year
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last week
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆84Updated 4 months ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago