hkust-zhiyao / NetTAGLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆17Updated 2 months ago
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- ☆41Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆20Updated 3 years ago
- ☆54Updated 5 months ago
- ☆23Updated last year
- ☆27Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆28Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆50Updated 10 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆91Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- ☆18Updated 4 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 10 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- ☆14Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆232Updated 8 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago