hkust-zhiyao / NetTAGLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆21Updated last week
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆28Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆20Updated 3 years ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆41Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆33Updated 8 months ago
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- Fast Symbolic Repair of Hardware Design Code☆30Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- ☆39Updated 9 months ago
- Automated Repair of Verilog Hardware Descriptions☆35Updated 10 months ago
- ☆54Updated 6 months ago
- ☆193Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆53Updated 11 months ago
- ☆17Updated 2 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 5 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆22Updated last year
- ☆31Updated 8 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆37Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- ☆29Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago