hkust-zhiyao / NetTAGLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆22Updated last week
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- ☆33Updated 8 months ago
- This is a python repo for flattening Verilog☆20Updated last week
- This is a repo to store circuit design datasets☆19Updated last year
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- ☆20Updated 3 years ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- ☆43Updated last year
- ☆29Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆55Updated 7 months ago
- ☆17Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆79Updated 8 months ago
- ☆15Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- ☆32Updated last week
- CGRA framework with vectorization support.☆42Updated this week
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Updated 9 months ago
- ☆40Updated 9 months ago
- ☆95Updated 6 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆65Updated 8 months ago