hkust-zhiyao / NetTAGLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆16Updated last month
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- This is a repo to store circuit design datasets☆18Updated last year
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆19Updated 2 years ago
- ☆184Updated 11 months ago
- ☆38Updated last year
- ☆28Updated 5 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 9 months ago
- ☆25Updated last year
- ☆54Updated 4 months ago
- ☆23Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆227Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆18Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Fix syntax errors of LLM-generated RTL☆37Updated last year
- ☆48Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- Verilog evaluation benchmark for large language model☆320Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago