hkust-zhiyao / NetTAGView external linksLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆23Dec 21, 2025Updated last month
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 10 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆15Jan 29, 2024Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆21Feb 2, 2026Updated 2 weeks ago
- The first large scale formally verified reasoning dataset for Verilog☆19May 16, 2025Updated 9 months ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 8 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- An open-source benchmark for generating design RTL with natural language☆156Nov 8, 2024Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Dec 10, 2024Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Dec 18, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- ☆17Jul 11, 2021Updated 4 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 8 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated last month
- Fuzz everything! Now let's fuzz chip!☆33Updated this week
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆251Feb 9, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆87Apr 11, 2025Updated 10 months ago
- ☆30Apr 23, 2024Updated last year
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- ☆36Apr 11, 2025Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- A connector to integrate FreeSWITCH and OpenERP/Odoo☆14May 16, 2016Updated 9 years ago
- ☆14Jan 11, 2021Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- This project attempts to classify the entries in the Microsoft Malware Classification Challenge dataset using random forests.☆11Dec 22, 2016Updated 9 years ago
- ☆11Oct 24, 2024Updated last year
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Jan 26, 2023Updated 3 years ago
- Official implementation.☆26Jul 1, 2025Updated 7 months ago