hkust-zhiyao / NetTAGLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆23Updated last month
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆32Updated 9 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- ☆20Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- ☆35Updated 9 months ago
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- ☆44Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 9 months ago
- Fix syntax errors of LLM-generated RTL☆40Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- ☆15Updated 3 months ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 7 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆84Updated 9 months ago
- ☆195Updated last year
- ☆27Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- Fast Symbolic Repair of Hardware Design Code☆32Updated last year
- ☆99Updated 10 months ago
- ☆59Updated 7 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆36Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆17Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆32Updated 7 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆43Updated last year
- ☆29Updated last year