hkust-zhiyao / NetTAGLinks
NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
☆18Updated 3 months ago
Alternatives and similar repositories for NetTAG
Users that are interested in NetTAG are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆42Updated last year
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆31Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Fast Symbolic Repair of Hardware Design Code☆28Updated 9 months ago
- ☆40Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆55Updated 5 months ago
- LLM Agent for Hardware Description Language☆20Updated 5 months ago
- ☆190Updated last year
- ☆38Updated 8 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆92Updated last year
- ☆20Updated 3 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆33Updated 7 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 5 months ago
- ☆92Updated 4 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Datasets for EDA LLM research☆35Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- Automated Repair of Verilog Hardware Descriptions☆35Updated 10 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆29Updated 3 years ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- ☆17Updated 2 years ago
- CGRA framework with vectorization support.☆39Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year