A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
☆18Oct 30, 2023Updated 2 years ago
Alternatives and similar repositories for APPLE
Users that are interested in APPLE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆237Aug 15, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆15Jul 19, 2024Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆67Sep 15, 2023Updated 3 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆327Feb 9, 2025Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆33May 12, 2023Updated 3 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- source code of the paper "[CIKM 2023] Task-Difficulty-Aware Meta-Learning with Adaptive Update Strategies for User Cold-Start Recommendat…☆10Oct 27, 2023Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆34Dec 16, 2021Updated 4 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- ☆102Jun 24, 2025Updated last year
- ☆27Nov 7, 2024Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆32Sep 4, 2026Updated last month
- Contains Autodesk Fusion 360 design and STL files for 3D printing parts that commonly broke in 1978 remote controlled R2D2s.☆13May 10, 2023Updated 3 years ago
- ☆15Mar 22, 2022Updated 4 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project focuses on building a logic to calculate the distance to the next edge when a robot equipped with a 2D LIDAR sensor is place…☆19May 9, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆18May 23, 2021Updated 5 years ago
- ☆56Jul 6, 2023Updated 3 years ago
- ☆19Jun 12, 2026Updated 4 months ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- Routing Visualization for Physical Design☆22Dec 24, 2018Updated 7 years ago
- Initial version of ''The Anatomy of a Chip: A Graph-based Multi-View from RTL to GDSII''☆56Jun 23, 2026Updated 3 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆30Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆21Oct 27, 2022Updated 3 years ago
- An open-source quantum automatic test generator.☆17Apr 14, 2026Updated 6 months ago
- ☆14Jun 12, 2024Updated 2 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆14Apr 19, 2022Updated 4 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago