hkust-zhiyao / APPLE
A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
☆17Updated last year
Alternatives and similar repositories for APPLE:
Users that are interested in APPLE are comparing it to the libraries listed below
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ☆21Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated last week
- ☆21Updated 6 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆29Updated last year
- ☆28Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆36Updated 2 months ago
- ☆17Updated last year
- GPU-based logic synthesis tool☆78Updated 6 months ago
- ☆16Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆21Updated 6 months ago
- ☆46Updated 3 months ago
- ☆14Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆77Updated 2 months ago
- This is a python repo for flattening Verilog☆15Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆39Updated this week
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- Artificial Netlist Generator☆35Updated 9 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- ☆28Updated 3 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- Research paper based on or related to ABC.☆24Updated this week
- Simple Python interface for ABC☆24Updated last year
- ☆28Updated 3 months ago