hkust-zhiyao / APPLELinks
A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
☆19Updated last year
Alternatives and similar repositories for APPLE
Users that are interested in APPLE are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆24Updated last year
- ☆72Updated 5 months ago
- ☆44Updated last week
- ☆29Updated last year
- ☆33Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated last week
- ☆31Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- Artificial Netlist Generator☆39Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- GPU-based logic synthesis tool☆81Updated 10 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆18Updated 6 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated this week
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆17Updated 2 years ago
- The first version of TritonPart☆26Updated last year
- ☆23Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- ☆22Updated 11 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆20Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- This is a python repo for flattening Verilog☆17Updated 3 weeks ago
- ☆28Updated last year
- ☆44Updated last year