hkust-zhiyao / APPLE
A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
☆17Updated 10 months ago
Related projects: ⓘ
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- ☆29Updated 11 months ago
- ☆39Updated 2 months ago
- ☆18Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- ☆26Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆92Updated 2 months ago
- ☆67Updated 8 months ago
- awesome-Analog-IC-Design-Automation☆24Updated last year
- An open-source benchmark for generating design RTL with natural language☆59Updated 2 months ago
- Simple Python interface for ABC☆21Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆107Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆96Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆16Updated 3 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- ☆24Updated last year
- Artificial Netlist Generator☆29Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆107Updated 3 months ago
- ☆14Updated 3 years ago
- ☆17Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆16Updated last week
- ☆24Updated 9 months ago
- ☆24Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆54Updated 5 months ago
- This is a repo to store circuit design datasets☆15Updated 8 months ago