HKUSTGZ-MICS-LYU / FlattenRTLLinks
This is a python repo for flattening Verilog
☆20Updated 5 months ago
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆41Updated last year
- ☆23Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- ☆20Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 4 months ago