HKUSTGZ-MICS-LYU / FlattenRTL
This is a python repo for flattening Verilog
☆16Updated 2 months ago
Alternatives and similar repositories for FlattenRTL:
Users that are interested in FlattenRTL are comparing it to the libraries listed below
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- ☆16Updated 3 years ago
- This is a repo to store circuit design datasets☆15Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- ☆16Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆48Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆24Updated 4 months ago
- ☆22Updated 8 months ago
- ☆25Updated 10 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- ☆12Updated 2 years ago
- ☆28Updated 10 months ago
- Research paper based on or related to ABC.☆31Updated last week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆12Updated 9 months ago
- ☆15Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Logic optimization and technology mapping tool.☆18Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 2 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆38Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- ☆50Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- ☆20Updated 3 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago