HKUSTGZ-MICS-LYU / FlattenRTLLinks
This is a python repo for flattening Verilog
☆20Updated last month
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- ☆30Updated last year
- ☆44Updated last year
- ☆27Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- ☆59Updated last week
- ☆19Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- ☆20Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆32Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- ☆18Updated 3 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆79Updated 3 weeks ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Updated last year
- ☆93Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- DASS HLS Compiler☆29Updated 2 years ago