HKUSTGZ-MICS-LYU / FlattenRTLLinks
This is a python repo for flattening Verilog
☆19Updated 4 months ago
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆55Updated 4 months ago
- This is a repo to store circuit design datasets☆18Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- ☆19Updated 2 years ago
- ☆38Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ☆23Updated last year
- ☆25Updated last year
- ☆54Updated 4 months ago
- ☆16Updated 3 years ago
- ☆17Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 5 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆32Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- GPU-based logic synthesis tool☆90Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆77Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 10 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- An integrated CGRA design framework☆91Updated 6 months ago