This is a python repo for flattening Verilog
☆19Dec 19, 2025Updated 10 months ago
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI☆12Sep 21, 2026Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- ☆14Oct 13, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆23Updated this week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆46Apr 13, 2025Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- ☆17Updated this week
- ☆17Apr 16, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- Research paper based on or related to ABC.☆75Jun 11, 2026Updated 4 months ago
- ☆14Dec 31, 2022Updated 3 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆51Oct 13, 2026Updated 3 weeks ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated last week
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- A word hashing method based on vectors of letter n-grams. Currently transforms text into sequences of numbers.☆10Feb 27, 2018Updated 8 years ago
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- ☆21Oct 27, 2022Updated 4 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Equivalence checking with Yosys☆68Oct 27, 2026Updated last week
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 7 months ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jul 16, 2026Updated 3 months ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆52May 31, 2023Updated 3 years ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆18Dec 18, 2025Updated 10 months ago