HKUSTGZ-MICS-LYU / FlattenRTL
This is a python repo for flattening Verilog
☆12Updated 2 months ago
Related projects: ⓘ
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- This is a repo to store circuit design datasets☆15Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- ☆15Updated 2 years ago
- ☆18Updated 4 months ago
- Research paper based on or related to ABC.☆14Updated this week
- ☆18Updated 2 months ago
- Logic optimization and technology mapping tool.☆17Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆16Updated 3 months ago
- ☆14Updated 3 years ago
- A Formal Verification Framework for Chisel☆16Updated 5 months ago
- ☆12Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆27Updated 3 weeks ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- The first version of TritonPart☆18Updated 8 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆72Updated this week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 6 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆26Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆22Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆16Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆11Updated 3 years ago
- ☆24Updated 9 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆31Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆13Updated 7 years ago