This is a python repo for flattening Verilog
☆20Dec 19, 2025Updated 5 months ago
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 7 months ago
- This is a repo to store circuit design datasets☆18Jan 17, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆40Apr 13, 2025Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 5 months ago
- ☆25Jun 23, 2024Updated last year
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last week
- ☆13Dec 31, 2022Updated 3 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated last year
- ☆29Jun 25, 2024Updated last year
- ☆17Apr 16, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- A word hashing method based on vectors of letter n-grams. Currently transforms text into sequences of numbers.☆10Feb 27, 2018Updated 8 years ago
- Equivalence checking with Yosys☆60Jun 4, 2026Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated last year
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆17Dec 18, 2025Updated 6 months ago
- GPU-based logic synthesis tool☆104Mar 31, 2026Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆51May 31, 2023Updated 3 years ago
- ☆59Jul 1, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆21Nov 18, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆32May 4, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆202Nov 8, 2024Updated last year
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆31Oct 20, 2024Updated last year
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- Datasets for EDA LLM research☆45Jan 17, 2025Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆60Jan 19, 2026Updated 4 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆18Oct 9, 2021Updated 4 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆102Mar 29, 2024Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆279Sep 30, 2025Updated 8 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- A switch joycon stick manager app for android☆18Dec 4, 2023Updated 2 years ago