This is a python repo for flattening Verilog
☆20Dec 19, 2025Updated 2 months ago
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆22Jun 23, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- ☆27Jun 25, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ☆17Apr 16, 2024Updated last year
- ☆13Dec 31, 2022Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆16Dec 18, 2025Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Equivalence checking with Yosys☆58Updated this week
- ☆21Nov 18, 2022Updated 3 years ago
- ☆53Jul 1, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆162Nov 8, 2024Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 8 months ago
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Oct 20, 2024Updated last year
- ☆29Dec 24, 2023Updated 2 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆255Feb 9, 2025Updated last year