HKUSTGZ-MICS-LYU / FlattenRTL
This is a python repo for flattening Verilog
☆16Updated 2 months ago
Alternatives and similar repositories for FlattenRTL:
Users that are interested in FlattenRTL are comparing it to the libraries listed below
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- ☆16Updated 3 years ago
- ☆22Updated 8 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆48Updated 4 months ago
- ☆25Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 4 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 3 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- ☆28Updated 9 months ago
- Research paper based on or related to ABC.☆28Updated 2 weeks ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 2 months ago
- ☆16Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆37Updated last year
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆32Updated this week
- ☆26Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- An integrated CGRA design framework☆87Updated 4 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- ☆57Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago