HKUSTGZ-MICS-LYU / FlattenRTLLinks
This is a python repo for flattening Verilog
☆19Updated 3 months ago
Alternatives and similar repositories for FlattenRTL
Users that are interested in FlattenRTL are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆22Updated last year
- ☆36Updated last year
- ☆24Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- ☆19Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- ☆53Updated 2 months ago
- ☆74Updated 2 months ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆16Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- ☆17Updated 4 years ago
- ☆85Updated 2 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆35Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago