zqj2333 / PANDA
PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
☆11Updated 9 months ago
Related projects: ⓘ
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Updated 9 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 7 months ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆32Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆59Updated 3 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆39Updated 2 years ago
- ChampSim repository☆26Updated 5 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 3 weeks ago
- ☆51Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆22Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆65Updated last week
- ☆54Updated last week
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- This is a repo to store circuit design datasets☆15Updated 8 months ago
- ☆30Updated 5 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- Our repository for NSCSCC☆16Updated last year
- An integrated CGRA design framework☆82Updated 9 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- ☆22Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago
- A Study of the SiFive Inclusive L2 Cache☆35Updated 8 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆11Updated 2 years ago
- ☆83Updated 7 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆26Updated last year