zqj2333 / PANDALinks
PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
☆11Updated last year
Alternatives and similar repositories for PANDA
Users that are interested in PANDA are comparing it to the libraries listed below
Sorting:
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆105Updated 7 months ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆118Updated 5 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆42Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆49Updated 5 months ago
- RTL generator for SpGEMM☆11Updated 4 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆35Updated 3 years ago
- ☆65Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- UC Berkeley CS152 Computer Architecture and Engineering Labs☆26Updated 5 years ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆31Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆67Updated 3 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆96Updated last year
- ☆106Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆105Updated 6 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated last month
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- ☆47Updated 4 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆17Updated 2 years ago