zshi0616 / python-deepgateLinks
☆23Updated last year
Alternatives and similar repositories for python-deepgate
Users that are interested in python-deepgate are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆30Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated last year
- Research paper based on or related to ABC.☆55Updated 3 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- The first version of TritonPart☆29Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆20Updated 3 years ago
- ☆27Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- ☆41Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- ☆39Updated 2 years ago
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- ☆88Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆77Updated 4 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆64Updated 5 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- ☆54Updated 5 months ago
- A logic synthesis tool☆82Updated last month