zshi0616 / python-deepgateLinks
☆22Updated 11 months ago
Alternatives and similar repositories for python-deepgate
Users that are interested in python-deepgate are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆28Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- The first version of TritonPart☆26Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Research paper based on or related to ABC.☆43Updated last week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆24Updated last year
- ☆17Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated last week
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated 2 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Logic optimization and technology mapping tool.☆18Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆16Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- An integrated CGRA design framework☆89Updated 2 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago