HKUST-GZ-VLSI / Design-DatasetLinks
This is a repo to store circuit design datasets
☆18Updated last year
Alternatives and similar repositories for Design-Dataset
Users that are interested in Design-Dataset are comparing it to the libraries listed below
Sorting:
- This is a python repo for flattening Verilog☆18Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ☆16Updated 3 years ago
- ☆31Updated last year
- ☆25Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆29Updated 3 weeks ago
- ☆18Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- ☆12Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆16Updated 4 years ago
- ☆20Updated last month
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆22Updated last year
- ☆15Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 6 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆52Updated 3 weeks ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆20Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago