HKUST-GZ-VLSI / Design-Dataset
This is a repo to store circuit design datasets
☆16Updated last year
Alternatives and similar repositories for Design-Dataset:
Users that are interested in Design-Dataset are comparing it to the libraries listed below
- This is a python repo for flattening Verilog☆16Updated last week
- ☆16Updated 3 years ago
- ☆31Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- ☆25Updated 11 months ago
- ☆16Updated 4 years ago
- ☆51Updated 6 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆23Updated 9 months ago
- ☆22Updated 9 months ago
- ☆15Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆12Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆12Updated 6 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆10Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago