HKUST-GZ-VLSI / Design-Dataset
This is a repo to store circuit design datasets
☆15Updated last year
Alternatives and similar repositories for Design-Dataset:
Users that are interested in Design-Dataset are comparing it to the libraries listed below
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- ☆16Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- ☆25Updated 10 months ago
- ☆12Updated 2 years ago
- ☆50Updated 5 months ago
- ☆16Updated 4 years ago
- ☆28Updated 10 months ago
- ☆22Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆48Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆24Updated 4 months ago
- ☆15Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 8 months ago
- The open-sourced version of BOOM-Explorer☆38Updated last year
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆12Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated this week
- ☆29Updated last year
- GPU-based logic synthesis tool☆81Updated 8 months ago