This is a repo to store circuit design datasets
☆19Jan 17, 2024Updated 2 years ago
Alternatives and similar repositories for Design-Dataset
Users that are interested in Design-Dataset are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆53Oct 28, 2024Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 3 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- ☆59Jan 19, 2026Updated 2 months ago
- ☆17Apr 16, 2024Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- [AAAI-25 Oral] Adaptive Calibration☆15Jul 6, 2025Updated 8 months ago
- ☆20Mar 12, 2026Updated last week
- ☆39Apr 11, 2025Updated 11 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆48May 21, 2025Updated 10 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆45May 23, 2024Updated last year
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated last month
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆35May 26, 2021Updated 4 years ago