HKUST-GZ-VLSI / Design-DatasetLinks
This is a repo to store circuit design datasets
☆19Updated last year
Alternatives and similar repositories for Design-Dataset
Users that are interested in Design-Dataset are comparing it to the libraries listed below
Sorting:
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆36Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- ☆53Updated 3 months ago
- ☆19Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆24Updated last year
- ☆16Updated 3 years ago
- ☆17Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆22Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆28Updated 4 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆23Updated 3 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- ☆74Updated 2 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year