yaoxufeng / RTLRewriter-BenchLinks
☆44Updated last year
Alternatives and similar repositories for RTLRewriter-Bench
Users that are interested in RTLRewriter-Bench are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆31Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆20Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆27Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆38Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆76Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- ☆29Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Research paper based on or related to ABC.☆65Updated 2 months ago
- GPU-based logic synthesis tool☆97Updated last month
- ☆59Updated 7 months ago
- ☆18Updated 3 years ago
- ☆35Updated 9 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆82Updated 9 months ago
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- ☆19Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- Using e-graphs for logic synthesis☆30Updated last week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago