yaoxufeng / RTLRewriter-BenchLinks
☆41Updated last year
Alternatives and similar repositories for RTLRewriter-Bench
Users that are interested in RTLRewriter-Bench are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆20Updated 2 years ago
- ☆23Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 4 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- ☆18Updated 4 years ago
- Research paper based on or related to ABC.☆53Updated 3 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆64Updated 4 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- ☆54Updated 4 months ago
- ☆27Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆16Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 10 months ago
- ☆47Updated 9 months ago