yaoxufeng / RTLRewriter-BenchLinks
☆36Updated last year
Alternatives and similar repositories for RTLRewriter-Bench
Users that are interested in RTLRewriter-Bench are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 9 months ago
- ☆19Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- ☆22Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆20Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- GPU-based logic synthesis tool☆86Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆30Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month
- ☆24Updated last year
- ☆16Updated 4 years ago
- ☆21Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- ☆52Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆124Updated 8 months ago
- ☆16Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆26Updated 4 months ago
- ☆25Updated 3 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago