☆45May 18, 2024Updated last year
Alternatives and similar repositories for RTLRewriter-Bench
Users that are interested in RTLRewriter-Bench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Verilog evaluation benchmark for large language model☆391Jul 14, 2025Updated 8 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 8 months ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆53Oct 28, 2024Updated last year
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- ☆141Mar 11, 2026Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆91Apr 11, 2025Updated 11 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- ☆19Jul 12, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆199Oct 17, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- ☆16Dec 30, 2023Updated 2 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- ☆15May 24, 2023Updated 2 years ago
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆46May 21, 2025Updated 10 months ago
- ☆31Apr 23, 2024Updated last year