yaoxufeng / RTLRewriter-BenchLinks
☆38Updated last year
Alternatives and similar repositories for RTLRewriter-Bench
Users that are interested in RTLRewriter-Bench are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆55Updated 4 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆19Updated 2 years ago
- This is a repo to store circuit design datasets☆18Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- ☆23Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- GPU-based logic synthesis tool☆90Updated last month
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- ☆54Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆32Updated 4 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- ☆17Updated 4 years ago
- ☆25Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 10 months ago
- ☆16Updated 3 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 5 months ago
- ☆46Updated 8 months ago
- Logic optimization and technology mapping tool.☆19Updated last year