pku-dasys / easymacLinks
☆16Updated 3 years ago
Alternatives and similar repositories for easymac
Users that are interested in easymac are comparing it to the libraries listed below
Sorting:
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆10Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆32Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Using e-graphs for logic synthesis☆29Updated last week
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- ☆55Updated 6 months ago
- ☆60Updated 9 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- This is a python repo for flattening Verilog☆20Updated last week
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆65Updated 7 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆16Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago