pku-dasys / easymacLinks
☆16Updated 3 years ago
Alternatives and similar repositories for easymac
Users that are interested in easymac are comparing it to the libraries listed below
Sorting:
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- ☆30Updated 9 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- ☆57Updated 5 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆41Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆24Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition☆45Updated 9 months ago
- ☆10Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated last year