pku-dasys / easymac
☆16Updated 3 years ago
Alternatives and similar repositories for easymac:
Users that are interested in easymac are comparing it to the libraries listed below
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆36Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- ☆42Updated this week
- ☆25Updated 9 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆22Updated 3 months ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 8 months ago
- ☆9Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆34Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- ☆11Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- This is a python repo for flattening Verilog☆15Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆42Updated last week
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆34Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- This is a repo to store circuit design datasets☆15Updated last year