pku-dasys / easymacLinks
☆18Updated 4 years ago
Alternatives and similar repositories for easymac
Users that are interested in easymac are comparing it to the libraries listed below
Sorting:
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆33Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- ☆10Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- ☆62Updated 10 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆30Updated last year
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆65Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated last week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago