pku-dasys / easymacLinks
☆16Updated 3 years ago
Alternatives and similar repositories for easymac
Users that are interested in easymac are comparing it to the libraries listed below
Sorting:
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆30Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- ☆24Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆52Updated 2 months ago
- ☆10Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago