pku-dasys / easymacLinks
☆16Updated 3 years ago
Alternatives and similar repositories for easymac
Users that are interested in easymac are comparing it to the libraries listed below
Sorting:
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 6 months ago
- ☆32Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- ☆10Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 5 months ago
- ☆60Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ACM TODAES Best Paper Award, 2022☆28Updated 2 years ago
- ☆54Updated 4 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆41Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆63Updated 5 months ago