hkust-zhiyao / CircuitFusionLinks
CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
☆25Updated 5 months ago
Alternatives and similar repositories for CircuitFusion
Users that are interested in CircuitFusion are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆38Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- ☆23Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- ☆28Updated 5 months ago
- ☆15Updated 2 years ago
- This is a repo to store circuit design datasets☆18Updated last year
- ☆19Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- ☆25Updated last year
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆132Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- ☆54Updated 4 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆28Updated 3 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆16Updated last month
- ☆18Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆29Updated last year
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago