CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
☆43Apr 13, 2025Updated last year
Alternatives and similar repositories for CircuitFusion
Users that are interested in CircuitFusion are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆30Sep 4, 2026Updated 3 weeks ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- ☆18Nov 19, 2023Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆232Aug 15, 2026Updated last month
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆324Feb 9, 2025Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 10 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆12Nov 2, 2021Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆15Oct 8, 2024Updated last year
- ☆35Jul 3, 2026Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆71Apr 18, 2026Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- GNN-RE datasets for circuit recognition☆61May 16, 2023Updated 3 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated last month
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated 2 weeks ago
- Official code for DeepGate4☆16Jun 25, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆217May 21, 2026Updated 4 months ago
- ☆30Jan 30, 2025Updated last year
- ☆30Jun 25, 2024Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- ☆25May 8, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year