hkust-zhiyao / CircuitFusionLinks
CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
☆13Updated last month
Alternatives and similar repositories for CircuitFusion
Users that are interested in CircuitFusion are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆16Updated 4 years ago
- This is a repo to store circuit design datasets☆17Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- ☆15Updated last year
- ☆17Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- ☆31Updated last year
- ☆24Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated 10 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- ☆25Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆16Updated 3 years ago
- ☆15Updated 2 years ago
- ☆52Updated last week
- ☆10Updated 5 years ago
- Random Generator of Btor2 Files☆10Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Logic optimization and technology mapping tool.☆18Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆13Updated last year