hkust-zhiyao / CircuitFusionLinks
CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
☆23Updated 4 months ago
Alternatives and similar repositories for CircuitFusion
Users that are interested in CircuitFusion are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆12Updated last week
- ☆53Updated 2 months ago
- ☆36Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- ☆24Updated last year
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆22Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- ☆25Updated 4 months ago
- ☆19Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆15Updated 2 years ago
- ☆17Updated 4 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆25Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆23Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Fix syntax errors of LLM-generated RTL☆35Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆28Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆28Updated 4 months ago
- ☆16Updated 3 years ago