(WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases
☆21May 2, 2026Updated 2 months ago
Alternatives and similar repositories for eda-infra-rs
Users that are interested in eda-infra-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 5 months ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jul 13, 2026Updated last week
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆27Dec 8, 2025Updated 7 months ago
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- A word hashing method based on vectors of letter n-grams. Currently transforms text into sequences of numbers.☆10Feb 27, 2018Updated 8 years ago
- Open-source RTL logic simulator with CUDA acceleration☆286Sep 30, 2025Updated 9 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- ☆17Apr 19, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆26Feb 24, 2026Updated 4 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- ☆106Jun 20, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆57May 21, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- ☆17Feb 25, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- ☆15Feb 5, 2026Updated 5 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week