UCLA-VAST / HARP
ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
☆13Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for HARP
- ☆15Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- A graph linear algebra overlay☆49Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- ☆20Updated 6 months ago
- This is a python repo for flattening Verilog☆13Updated last month
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- This is a repo to store circuit design datasets☆15Updated 10 months ago
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆17Updated 3 weeks ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆23Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆15Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- ☆15Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year