ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
☆24May 23, 2024Updated last year
Alternatives and similar repositories for HARP
Users that are interested in HARP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 11 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆30Dec 13, 2023Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Apr 15, 2022Updated 4 years ago
- ☆14May 23, 2024Updated last year
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- ☆18Apr 23, 2025Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆51Mar 31, 2026Updated last month
- ☆24Nov 10, 2020Updated 5 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Oct 23, 2018Updated 7 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆66Aug 1, 2025Updated 9 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 4 months ago
- ☆18Oct 17, 2024Updated last year
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated last year
- GLSearch: Maximum Common Subgraph Detection via Learning to Search☆24Jun 25, 2023Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- ☆62Aug 4, 2023Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆44Nov 18, 2024Updated last year
- ☆18Oct 17, 2025Updated 6 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- An integrated CGRA design framework☆92Mar 18, 2025Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- Large-scale medical image processing and reconstruction toolbox☆18Feb 13, 2024Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 6 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆51May 21, 2025Updated 11 months ago
- ☆62Mar 24, 2025Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆71May 29, 2025Updated 11 months ago