UCLA-VAST / HARPLinks
ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
☆20Updated last year
Alternatives and similar repositories for HARP
Users that are interested in HARP are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- ☆25Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆10Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆16Updated 2 months ago
- DATuner Repository☆18Updated 6 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 6 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- ☆18Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- This is a repo to store circuit design datasets☆18Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆37Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆36Updated 4 years ago
- CGRA framework with vectorization support.☆32Updated this week
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆58Updated last year
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- ☆27Updated 7 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago