UCLA-VAST / HARPLinks
ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
☆23Updated last year
Alternatives and similar repositories for HARP
Users that are interested in HARP are comparing it to the libraries listed below
Sorting:
- ☆18Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Using e-graphs for logic synthesis☆30Updated this week
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- This is a repo to store circuit design datasets☆19Updated last year
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆59Updated 7 months ago
- ☆29Updated last year
- ☆10Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- ☆20Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆60Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Updated 2 years ago
- ☆18Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆13Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆61Updated 7 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago