SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
☆16Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for SpecLLM
Users that are interested in SpecLLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆63Oct 28, 2024Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source benchmark for generating design RTL with natural language☆203Nov 8, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆307Feb 9, 2025Updated last year
- ☆31Apr 23, 2024Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Formal Verification Framework for Chisel☆20Apr 9, 2024Updated 2 years ago
- ☆29Jun 25, 2024Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Aug 8, 2019Updated 6 years ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 4 years ago
- RTL-to-Vector-to-GDS☆83Apr 2, 2026Updated 3 months ago
- Implementations of Graph Neural Network models in pytorch geometric☆18Jul 22, 2020Updated 5 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆15Jul 10, 2024Updated last year
- ☆17Apr 16, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆56Feb 22, 2026Updated 4 months ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- Verilog evaluation benchmark for large language model☆450Jul 14, 2025Updated 11 months ago
- ☆21Oct 27, 2022Updated 3 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆37May 30, 2026Updated last month
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- ☆23Jun 2, 2026Updated last month