SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
☆17Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for SpecLLM
Users that are interested in SpecLLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source benchmark for generating design RTL with natural language☆232Aug 15, 2026Updated last month
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆30Sep 4, 2026Updated 3 weeks ago
- ☆31Apr 23, 2024Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆324Feb 9, 2025Updated last year
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Aug 8, 2019Updated 7 years ago
- ☆19May 24, 2023Updated 3 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- coursier CLI launchers☆16Sep 17, 2026Updated last week
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆49Jul 22, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MIRAGE (USENIX Security 2021)☆15Nov 8, 2023Updated 2 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆16Mar 23, 2022Updated 4 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆76Sep 22, 2025Updated last year
- Implementations of Graph Neural Network models in pytorch geometric☆18Jul 22, 2020Updated 6 years ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 10 months ago
- Hardfloat using chisel3☆16Sep 23, 2020Updated 6 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Oct 27, 2022Updated 3 years ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆60Feb 22, 2026Updated 7 months ago
- Introduction to MLIR and xDSL training course☆21Oct 2, 2023Updated 2 years ago
- ☆15Jan 22, 2025Updated last year
- Verilog evaluation benchmark for large language model☆477Jul 14, 2025Updated last year
- ☆28Jun 2, 2026Updated 3 months ago
- ☆42Oct 17, 2024Updated last year