hkust-zhiyao / SpecLLMLinks
SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
☆15Updated last year
Alternatives and similar repositories for SpecLLM
Users that are interested in SpecLLM are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- ☆20Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆54Updated 5 months ago
- ☆41Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆159Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆27Updated last year
- ☆186Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- ☆25Updated last year
- ☆30Updated 6 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆67Updated 6 months ago
- EDA wiki☆132Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago