hkust-zhiyao / SpecLLMLinks
SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
☆15Updated 2 years ago
Alternatives and similar repositories for SpecLLM
Users that are interested in SpecLLM are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆20Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆19Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆154Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆32Updated 9 months ago
- ☆59Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- ☆17Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- ☆44Updated last year
- ☆30Updated last year
- ☆197Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆39Updated 8 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆106Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- ☆13Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- EDA wiki☆136Updated 2 months ago