ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"
☆25Dec 17, 2024Updated last year
Alternatives and similar repositories for AutoVCoder
Users that are interested in AutoVCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- ☆19Oct 17, 2024Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- ☆56Jan 6, 2026Updated 6 months ago
- ☆30Jan 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Aug 8, 2025Updated 11 months ago
- An open-source benchmark for generating design RTL with natural language☆209Nov 8, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆56May 23, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆127Apr 11, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- ☆24May 8, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆49May 18, 2024Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆45Feb 23, 2026Updated 4 months ago
- ☆43Apr 11, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ☆42Dec 21, 2025Updated 6 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- Verilog evaluation benchmark for large language model☆453Jul 14, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- ☆16May 6, 2026Updated 2 months ago
- ☆42Oct 17, 2024Updated last year
- Code repository for the Variational Quantum State Diagonalization algorithm.☆14Aug 27, 2019Updated 6 years ago
- ☆292Jul 8, 2024Updated 2 years ago
- ISEDA'26 LEGO official Repo☆31Apr 8, 2026Updated 3 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- ☆57Jul 13, 2026Updated last week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆26Jul 3, 2026Updated 2 weeks ago
- Exploration of primes, factorization and number theory through haskell☆10Oct 10, 2016Updated 9 years ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆31Dec 11, 2025Updated 7 months ago
- A simple REPL for Lean 4, returning information about errors and sorries.☆12Jun 19, 2023Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Code for the paper: Proving Theorems Recursively☆12May 23, 2024Updated 2 years ago