ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"
☆23Dec 17, 2024Updated last year
Alternatives and similar repositories for AutoVCoder
Users that are interested in AutoVCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆40Jul 9, 2025Updated 10 months ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆112Apr 11, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆165May 10, 2026Updated last week
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆18Oct 17, 2024Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated 11 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆16Mar 14, 2024Updated 2 years ago
- ☆14Oct 8, 2024Updated last year
- This repo contains the benchmarks for Enzyme on GPU's☆11May 5, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆61Oct 28, 2024Updated last year
- Papers on LLM4EDA from 2023 and 2024☆48Jul 6, 2024Updated last year
- Cavs: An Efficient Runtime System for Dynamic Neural Networks☆15Sep 18, 2020Updated 5 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- chatgpt api proxy☆15May 14, 2023Updated 3 years ago
- Source code for CIKM 2021 paper “Topic-aware Heterogeneous Graph Neural Network for Link Prediction”☆18Mar 28, 2022Updated 4 years ago
- [NeurIPS 2025] Reasoning MLLM, Share-GRPO, advantage vanishing, sparse reward☆36Sep 19, 2025Updated 8 months ago
- ☆19Mar 13, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Sep 25, 2025Updated 7 months ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 2 years ago
- ☆21May 8, 2025Updated last year
- Official implementation.☆28Jul 1, 2025Updated 10 months ago
- ☆18Sep 27, 2022Updated 3 years ago
- ☆15Apr 29, 2026Updated 3 weeks ago
- Code for DOPING: Generative Data Augmentation for Unsupervised Anomaly Detection with GAN☆15Aug 23, 2018Updated 7 years ago
- An open-source benchmark for generating design RTL with natural language☆196Nov 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- The source codes of GRU model for Chinese poetry generation (CCL 2017).☆14Jul 9, 2019Updated 6 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆18Nov 20, 2025Updated 6 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis☆13Mar 8, 2022Updated 4 years ago