sjtu-zhao-lab / AutoVCoderLinks
ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"
☆21Updated last year
Alternatives and similar repositories for AutoVCoder
Users that are interested in AutoVCoder are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 10 months ago
- ☆20Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- ☆33Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Updated last year
- Fix syntax errors of LLM-generated RTL☆41Updated last year
- ☆52Updated last year
- An open-source benchmark for generating design RTL with natural language☆155Updated last year
- ☆36Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆86Updated 9 months ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- ☆59Updated 2 weeks ago
- CGRA framework with vectorization support.☆43Updated last week
- ☆62Updated 10 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 8 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year