ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"
☆26Dec 17, 2024Updated last year
Alternatives and similar repositories for AutoVCoder
Users that are interested in AutoVCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated last year
- ☆21Oct 17, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- ☆57Jan 6, 2026Updated 8 months ago
- ☆30Jan 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jul 26, 2026Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆136Apr 11, 2025Updated last year
- ☆50May 18, 2024Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated 2 years ago
- ☆25May 8, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆49Jul 22, 2026Updated last month
- ☆44Apr 11, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆43Dec 21, 2025Updated 8 months ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 3 years ago
- Verilog evaluation benchmark for large language model☆473Jul 14, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16May 6, 2026Updated 4 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- ☆42Oct 17, 2024Updated last year
- Code repository for the Variational Quantum State Diagonalization algorithm.☆14Aug 27, 2019Updated 7 years ago
- ☆296Jul 8, 2024Updated 2 years ago
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 5 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- ☆62Jul 13, 2026Updated 2 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆33Mar 7, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 4 months ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆32Jul 3, 2026Updated 2 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆35Dec 11, 2025Updated 9 months ago
- Exploration of primes, factorization and number theory through haskell☆10Oct 10, 2016Updated 9 years ago
- Official implementation of paper "BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement".☆33Sep 7, 2026Updated last week
- A simple REPL for Lean 4, returning information about errors and sorries.☆12Jun 19, 2023Updated 3 years ago
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year