ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"
☆23Dec 17, 2024Updated last year
Alternatives and similar repositories for AutoVCoder
Users that are interested in AutoVCoder are comparing it to the libraries listed below
Sorting:
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆20Dec 10, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Utility that parses stack sizes section from elf objects and displays the preallocated stack size of each function.☆14Jan 15, 2020Updated 6 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- ☆45May 18, 2024Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated 2 years ago
- ☆14Oct 8, 2024Updated last year
- This repo contains the benchmarks for Enzyme on GPU's☆11Feb 22, 2026Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- This repository provides code for the paper "Forward Learning of Graph Neural Networks" (ICLR 2024).☆22Apr 18, 2024Updated last year
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated last year
- Cavs: An Efficient Runtime System for Dynamic Neural Networks☆15Sep 18, 2020Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 10 months ago
- 2020 密院git workshop资料☆12Mar 18, 2020Updated 6 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- ☆18Sep 25, 2025Updated 5 months ago
- ☆268Jul 8, 2024Updated last year
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆10Sep 5, 2025Updated 6 months ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Official implementation.☆27Jul 1, 2025Updated 8 months ago
- ☆18Sep 27, 2022Updated 3 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 4 months ago
- Code for DOPING: Generative Data Augmentation for Unsupervised Anomaly Detection with GAN☆15Aug 23, 2018Updated 7 years ago
- ☆15Updated this week
- ☆12Apr 30, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated last year
- ☆18Mar 7, 2019Updated 7 years ago
- A graph application benchmark suite☆21Jun 2, 2015Updated 10 years ago
- The source codes of GRU model for Chinese poetry generation (CCL 2017).☆14Jul 9, 2019Updated 6 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆13Apr 1, 2021Updated 4 years ago