zlinaf / PowerGear
[DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs
☆17Updated 3 years ago
Alternatives and similar repositories for PowerGear:
Users that are interested in PowerGear are comparing it to the libraries listed below
- ☆16Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆50Updated 10 months ago
- ☆25Updated 11 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆16Updated 4 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- ☆16Updated 2 years ago
- ☆10Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- ☆71Updated 2 years ago
- ☆13Updated last year
- A list of our chiplet simulaters☆32Updated 2 weeks ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated 11 months ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- ☆59Updated last year
- An integrated CGRA design framework☆87Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- ☆16Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago