hkust-zhiyao / AssertLLMLinks
Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
☆38Updated last year
Alternatives and similar repositories for AssertLLM
Users that are interested in AssertLLM are comparing it to the libraries listed below
Sorting:
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆23Updated last year
- ☆41Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆20Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- ☆28Updated 6 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆17Updated 2 months ago
- ☆18Updated 4 years ago
- ☆27Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 10 months ago
- ☆25Updated 6 months ago
- ☆54Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago