hkust-zhiyao / AssertLLM
Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
☆20Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for AssertLLM
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ☆21Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆12Updated 2 years ago
- This is a python repo for flattening Verilog☆13Updated last month
- ☆12Updated last year
- Research paper based on or related to ABC.☆15Updated last week
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- ☆20Updated 6 months ago
- ☆15Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- ☆45Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- This is a repo to store circuit design datasets☆15Updated 10 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- ☆17Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- ☆14Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- ☆12Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- ☆37Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago