Yu-Maryland / Verilog-to-PyGView external linksLinks
☆30Apr 23, 2024Updated last year
Alternatives and similar repositories for Verilog-to-PyG
Users that are interested in Verilog-to-PyG are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆14Jun 12, 2024Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆15Jan 29, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- ☆11Jul 1, 2025Updated 7 months ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 5 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆25Jan 7, 2026Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- ☆59Jan 19, 2026Updated 3 weeks ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- ☆47Mar 14, 2023Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- ☆15Jan 8, 2022Updated 4 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago