Yu-Maryland / Verilog-to-PyGLinks
☆27Updated last year
Alternatives and similar repositories for Verilog-to-PyG
Users that are interested in Verilog-to-PyG are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆65Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆77Updated 4 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- The first version of TritonPart☆29Updated last year
- ☆23Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆54Updated 4 months ago
- ☆20Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- DATC RDF☆50Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆22Updated 11 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- ☆39Updated 2 years ago
- ☆91Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Artificial Netlist Generator☆43Updated last year
- ☆31Updated 2 years ago
- ☆88Updated 4 months ago