Yu-Maryland / Verilog-to-PyGLinks
☆24Updated last year
Alternatives and similar repositories for Verilog-to-PyG
Users that are interested in Verilog-to-PyG are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆17Updated 2 years ago
- ☆16Updated 3 years ago
- ☆22Updated 11 months ago
- The first version of TritonPart☆26Updated last year
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆29Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- Logic optimization and technology mapping tool.☆18Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- ☆52Updated last week
- ☆15Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 3 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆72Updated 5 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated last week