Yu-Maryland / Verilog-to-PyGLinks
☆28Updated last year
Alternatives and similar repositories for Verilog-to-PyG
Users that are interested in Verilog-to-PyG are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆71Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 6 months ago
- GPU-based logic synthesis tool☆97Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆77Updated 5 months ago
- ☆20Updated 3 years ago
- The first version of TritonPart☆29Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆75Updated last week
- ☆55Updated 6 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆94Updated 5 months ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- ☆89Updated 5 months ago
- ☆31Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- ☆26Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- ☆31Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- ☆23Updated last year