Yu-Maryland / Verilog-to-PyG
☆25Updated last year
Alternatives and similar repositories for Verilog-to-PyG:
Users that are interested in Verilog-to-PyG are comparing it to the libraries listed below
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- ☆15Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆16Updated 3 years ago
- ☆22Updated 10 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆50Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- The first version of TritonPart☆26Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- ☆31Updated 3 years ago
- ☆71Updated 4 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆52Updated 7 months ago
- ☆29Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated this week
- ☆28Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 3 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- GNN-RE datasets for circuit recognition☆45Updated last year
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- ☆16Updated 4 years ago