Yu-Maryland / Verilog-to-PyGLinks
☆24Updated last year
Alternatives and similar repositories for Verilog-to-PyG
Users that are interested in Verilog-to-PyG are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- ☆74Updated last month
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆19Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆30Updated last year
- GPU-based logic synthesis tool☆86Updated last month
- ☆22Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆52Updated 2 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 6 months ago
- The first version of TritonPart☆28Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- ☆88Updated last month
- DATC RDF☆50Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆16Updated 3 years ago
- GNN-RE datasets for circuit recognition☆51Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month
- ☆31Updated 3 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago