A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆317Feb 9, 2025Updated last year
Alternatives and similar repositories for RTL-Coder
Users that are interested in RTL-Coder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source benchmark for generating design RTL with natural language☆219Updated this week
- Verilog evaluation benchmark for large language model☆463Jul 14, 2025Updated last year
- ☆208Oct 17, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆76May 29, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆48May 29, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆67Oct 28, 2024Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- ☆58Oct 8, 2024Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- ☆60Mar 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆132Apr 11, 2025Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆33Oct 20, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- ☆49May 18, 2024Updated 2 years ago
- ☆65Sep 4, 2025Updated 11 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆206Jun 8, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆295Jul 8, 2024Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆179Mar 10, 2025Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆105Jul 29, 2025Updated last year
- ☆19Oct 17, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- ☆58Jul 13, 2026Updated last month
- ☆57Jan 6, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆25Jul 27, 2026Updated 3 weeks ago
- ☆61Jan 19, 2026Updated 6 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆32Feb 24, 2026Updated 5 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆25Aug 5, 2026Updated last week
- ☆30Jun 25, 2024Updated 2 years ago