hkust-zhiyao / RTL-Coder
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆166Updated last month
Alternatives and similar repositories for RTL-Coder:
Users that are interested in RTL-Coder are comparing it to the libraries listed below
- An open-source benchmark for generating design RTL with natural language☆95Updated 4 months ago
- Verilog evaluation benchmark for large language model☆234Updated last month
- ☆137Updated 4 months ago
- ☆39Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆168Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆36Updated 2 months ago
- An integrated CGRA design framework☆86Updated 4 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 3 months ago
- ☆26Updated 8 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆164Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆23Updated 9 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 2 weeks ago
- ☆75Updated last month
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆52Updated last month
- ☆44Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆136Updated 3 weeks ago
- EDA wiki☆121Updated 8 months ago
- ☆25Updated 3 months ago
- ☆124Updated 2 weeks ago
- ☆22Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago