hkust-zhiyao / RTL-CoderLinks
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆203Updated 4 months ago
Alternatives and similar repositories for RTL-Coder
Users that are interested in RTL-Coder are comparing it to the libraries listed below
Sorting:
- Verilog evaluation benchmark for large language model☆279Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆112Updated 7 months ago
- ☆155Updated 8 months ago
- ☆46Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- ☆204Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- ☆169Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆46Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- ☆43Updated 3 weeks ago
- ☆81Updated 2 months ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- ☆24Updated 2 months ago
- ☆31Updated 11 months ago
- IC implementation of TPU☆124Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- ☆38Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆94Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆265Updated 3 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆42Updated 6 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago