hkust-zhiyao / RTL-Coder
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆177Updated last month
Alternatives and similar repositories for RTL-Coder:
Users that are interested in RTL-Coder are comparing it to the libraries listed below
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- Verilog evaluation benchmark for large language model☆241Updated last month
- ☆139Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆175Updated 8 months ago
- ☆40Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated last month
- IC implementation of TPU☆114Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- An integrated CGRA design framework☆87Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- ☆76Updated 2 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆24Updated 10 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- IC implementation of Systolic Array for TPU☆215Updated 5 months ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month
- ☆266Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- ☆51Updated 5 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- ☆22Updated 7 months ago
- ☆26Updated 3 weeks ago