hkust-zhiyao / RTL-CoderLinks
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆240Updated 10 months ago
Alternatives and similar repositories for RTL-Coder
Users that are interested in RTL-Coder are comparing it to the libraries listed below
Sorting:
- Verilog evaluation benchmark for large language model☆346Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- ☆193Updated last year
- ☆257Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆51Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆53Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- ☆53Updated 3 months ago
- ☆33Updated 8 months ago
- ☆82Updated 9 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- Papers on LLM4EDA from 2023 and 2024☆45Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated this week
- ☆39Updated 9 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆27Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 5 months ago
- ☆54Updated 6 months ago
- ☆94Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- ☆15Updated last year
- ☆216Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- ☆33Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- Research and Materials on Hardware implementation of Transformer Model☆292Updated 9 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 6 months ago