hkust-zhiyao / RTL-Coder
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆157Updated last week
Alternatives and similar repositories for RTL-Coder:
Users that are interested in RTL-Coder are comparing it to the libraries listed below
- Verilog evaluation benchmark for large language model☆222Updated 2 weeks ago
- An open-source benchmark for generating design RTL with natural language☆86Updated 3 months ago
- ☆135Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- ☆38Updated 4 months ago
- ☆156Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆136Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆123Updated 4 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆35Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆161Updated 4 years ago
- An integrated CGRA design framework☆85Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆131Updated 2 months ago
- ☆22Updated 7 months ago
- ☆74Updated 3 weeks ago
- Research and Materials on Hardware implementation of Transformer Model☆231Updated last week
- EDA wiki☆118Updated 7 months ago
- ☆124Updated 7 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- A Chisel RTL generator for network-on-chip interconnects☆183Updated 3 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆123Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- IC implementation of TPU☆98Updated 5 years ago
- ☆40Updated 5 months ago