hkust-zhiyao / RTL-Coder
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆191Updated 3 months ago
Alternatives and similar repositories for RTL-Coder
Users that are interested in RTL-Coder are comparing it to the libraries listed below
Sorting:
- Verilog evaluation benchmark for large language model☆259Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆106Updated 6 months ago
- ☆149Updated 6 months ago
- ☆192Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆29Updated 6 months ago
- ☆42Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆251Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆173Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆127Updated this week
- IC implementation of TPU☆124Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆100Updated 4 years ago
- ☆29Updated 10 months ago
- ☆80Updated last month
- ☆27Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆148Updated this week
- DRA+RISC-V Exploration Framework☆16Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- ☆160Updated 2 months ago
- IC implementation of Systolic Array for TPU☆239Updated 6 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated 11 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆40Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆42Updated last month
- ☆89Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆29Updated 11 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆49Updated last week