hkust-zhiyao / RTL-Coder
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆114Updated 2 months ago
Related projects: ⓘ
- Verilog evaluation benchmark for large language model☆158Updated last month
- An open-source benchmark for generating design RTL with natural language☆59Updated 3 months ago
- ☆110Updated 4 months ago
- ☆114Updated 2 months ago
- ☆24Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- An FPGA Accelerator for Transformer Inference☆69Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆88Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆64Updated 3 weeks ago
- ☆38Updated last week
- ☆9Updated 3 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆107Updated 3 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆92Updated 5 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆82Updated 4 months ago
- Research and Materials on Hardware implementation of Transformer Model☆195Updated last month
- Verilog implementation of Softmax function☆45Updated 2 years ago
- A co-design architecture on sparse attention☆41Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆118Updated 3 months ago
- Allo: A Programming Model for Composable Accelerator Design☆122Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆107Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 3 weeks ago
- Machine-Learning Accelerator System Exploration Tools☆115Updated this week
- IC implementation of Systolic Array for TPU☆137Updated 6 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆103Updated last year
- ☆67Updated 8 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆22Updated 9 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- RTL implementation of Flex-DPE.☆84Updated 4 years ago