hkust-zhiyao / RTL-CoderLinks
A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
☆210Updated 5 months ago
Alternatives and similar repositories for RTL-Coder
Users that are interested in RTL-Coder are comparing it to the libraries listed below
Sorting:
- Verilog evaluation benchmark for large language model☆288Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆121Updated 8 months ago
- ☆171Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆52Updated 3 months ago
- ☆217Updated last year
- ☆46Updated 9 months ago
- ☆24Updated 3 months ago
- ☆44Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆43Updated 7 months ago
- ☆31Updated last year
- ☆14Updated 10 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆86Updated 3 weeks ago
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- ☆52Updated last month
- ☆44Updated 4 months ago
- Research and Materials on Hardware implementation of Transformer Model☆268Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated this week
- ☆175Updated 4 months ago
- An integrated CGRA design framework☆90Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 8 months ago
- IC implementation of TPU☆127Updated 5 years ago
- ☆22Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago