iCAS-SJTU / Shift-Left-EDA-PapersLinks
This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).
☆23Updated 3 months ago
Alternatives and similar repositories for Shift-Left-EDA-Papers
Users that are interested in Shift-Left-EDA-Papers are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- ☆27Updated last year
- ☆43Updated last year
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated 3 weeks ago
- ☆55Updated 7 months ago
- The first version of TritonPart☆31Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆41Updated 3 years ago
- ☆16Updated 3 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆82Updated 4 months ago
- GPU-based logic synthesis tool☆97Updated last month
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- iEDA water-drop training initiative☆13Updated last year
- A framework for building hardware verification platform using software method☆30Updated last week
- ☆20Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆37Updated 7 months ago
- ☆53Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆80Updated 3 months ago
- ☆61Updated 9 months ago