This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).
☆32Jun 17, 2026Updated last month
Alternatives and similar repositories for Shift-Left-EDA-Papers
Users that are interested in Shift-Left-EDA-Papers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 3 weeks ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jan 20, 2023Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆73May 29, 2025Updated last year
- ☆60Jan 19, 2026Updated 6 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Taiwei-3D-Flow☆54Apr 20, 2026Updated 3 months ago
- GPU-based logic synthesis tool☆108Mar 31, 2026Updated 3 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆116Updated this week
- ☆30Jun 25, 2024Updated 2 years ago
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆21Updated this week
- PDK for 2nm Technology Node☆24Jul 18, 2026Updated last week
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆105Feb 27, 2026Updated 5 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- ☆24May 8, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A framework for building hardware verification platform using software method☆38Apr 19, 2026Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆22Jan 28, 2026Updated 6 months ago
- ☆20Dec 29, 2014Updated 11 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- OpenROAD's Chatbot Assistant☆45Updated this week
- ☆21Oct 27, 2022Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- ☆17Jun 12, 2026Updated last month
- ☆49May 18, 2024Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- A tool for synthesizing Verilog programs☆115Aug 25, 2025Updated 11 months ago
- ☆14Aug 27, 2020Updated 5 years ago