This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).
☆35Jun 17, 2026Updated 4 months ago
Alternatives and similar repositories for Shift-Left-EDA-Papers
Users that are interested in Shift-Left-EDA-Papers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research paper based on or related to ABC.☆74Jun 11, 2026Updated 4 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- ☆10Sep 29, 2024Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 3 years ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- ☆61Oct 10, 2026Updated last week
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- Taiwei-3D-Flow☆66Oct 1, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆169Updated this week
- ☆30Jun 25, 2024Updated 2 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Sep 29, 2026Updated 2 weeks ago
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆112Feb 27, 2026Updated 7 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- ☆25May 8, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- OpenROAD's Chatbot Assistant☆48Oct 9, 2026Updated last week
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆26Updated this week
- ☆21Oct 27, 2022Updated 3 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆19Jun 12, 2026Updated 4 months ago
- ☆50May 18, 2024Updated 2 years ago
- A tool for synthesizing Verilog programs☆124Aug 25, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- ☆14Aug 27, 2020Updated 6 years ago