Alternatives and similar repositories for Shift-Left-EDA-Papers

Users that are interested in Shift-Left-EDA-Papers are comparing it to the libraries listed below

• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆61Updated 7 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆75Updated 6 months ago
• zshi0616 / python-deepgate
  ☆27Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 2 weeks ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆75Updated 3 weeks ago
• yaoxufeng / RTLRewriter-Bench
  ☆43Updated last year
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆46Updated 2 years ago
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆30Updated last week
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆47Updated last year
• OSCC-Project / iTraining
  iEDA water-drop training initiative
  ☆13Updated last year
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆91Updated 9 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆108Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• pku-liang / ksim
  ☆52Updated 11 months ago
• NVlabs / INSTA
  ☆90Updated 6 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆74Updated this week
• pkuzjx / EDA-wiki
  EDA wiki
  ☆135Updated 2 months ago
• ecolab-nus / morpher
  An Open-Source Tool for CGRA Accelerators
  ☆80Updated 3 months ago
• pku-dasys / easymac
  ☆16Updated 3 years ago
• OSCPU / yosys-sta
  ☆89Updated last month
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆43Updated last year
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆62Updated 4 years ago
• yhqiu16 / FDRA
  DRA+RISC-V Exploration Framework
  ☆18Updated last year
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆31Updated 2 years ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated last month
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 7 months ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated last year
• tsung-wei-huang / ece5960-physical-design
  ☆41Updated 3 years ago
• pnnl / soda-opt
  ☆53Updated 6 months ago