GL0AM GPU Accelerated Gate Level Logic Simulator
☆30Feb 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for GL0AM
Users that are interested in GL0AM are comparing it to the libraries listed below
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- Open-source RTL logic simulator with CUDA acceleration☆257Sep 30, 2025Updated 5 months ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- ☆26Dec 8, 2025Updated 2 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- ☆52Jan 16, 2025Updated last year
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- ☆17Oct 7, 2025Updated 4 months ago
- ☆16Jul 16, 2020Updated 5 years ago
- ☆98Jun 24, 2025Updated 8 months ago
- ☆16Oct 9, 2025Updated 4 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- ☆23Nov 25, 2024Updated last year
- ☆16Jan 20, 2021Updated 5 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Jul 14, 2022Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- ☆59Jan 19, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- ☆28Oct 21, 2020Updated 5 years ago
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Mar 3, 2022Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- ☆96Jun 20, 2025Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago