NVlabs / GL0AMLinks
GL0AM GPU Accelerated Gate Level Logic Simulator
☆28Updated 3 months ago
Alternatives and similar repositories for GL0AM
Users that are interested in GL0AM are comparing it to the libraries listed below
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- A configurable SRAM generator☆57Updated 3 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 10 months ago
- Open source RTL simulation acceleration on commodity hardware☆32Updated 2 years ago
- ☆20Updated last year
- ☆55Updated 5 months ago
- ☆77Updated 5 months ago
- Next generation CGRA generator☆116Updated last week
- DASS HLS Compiler☆29Updated 2 years ago
- ☆49Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆33Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- CGRA framework with vectorization support.☆39Updated last week
- ☆16Updated 3 years ago
- ☆29Updated 8 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago