NVlabs / GL0AM
GL0AM GPU Accelerated Gate Level Logic Simulator
☆10Updated 2 months ago
Alternatives and similar repositories for GL0AM:
Users that are interested in GL0AM are comparing it to the libraries listed below
- ☆14Updated last month
- ☆46Updated 3 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 3 months ago
- Approximation-Aware Functional Reverse Engineering using Graph Neural Networks☆9Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆26Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 4 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 4 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆14Updated 6 months ago
- An infrastructure for integrated EDA☆38Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆10Updated 7 months ago
- ☆13Updated 4 years ago
- ☆68Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 7 months ago
- ☆36Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆19Updated this week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- ☆14Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- EDA wiki☆51Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆19Updated 2 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- Equivalence checking with Yosys☆38Updated last month
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 8 months ago
- DASS HLS Compiler☆27Updated last year
- ☆16Updated 6 months ago
- ☆26Updated 8 months ago