GL0AM GPU Accelerated Gate Level Logic Simulator
☆31Feb 11, 2026Updated last month
Alternatives and similar repositories for GL0AM
Users that are interested in GL0AM are comparing it to the libraries listed below
Sorting:
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 9 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆263Sep 30, 2025Updated 5 months ago
- TinyQV - Crowdsourced Risc-V SoC☆36Oct 20, 2025Updated 5 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆99Jun 24, 2025Updated 8 months ago
- ☆25Dec 8, 2025Updated 3 months ago
- ☆18Oct 9, 2025Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- ☆20Feb 27, 2026Updated 3 weeks ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- TinyTapeout demo pcb's RP2040 functionality☆19Feb 25, 2026Updated 3 weeks ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- ☆21Nov 29, 2022Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆36Updated this week
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆15Sep 3, 2025Updated 6 months ago
- ☆59Jul 11, 2025Updated 8 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Self-contained RTL to GDS flow for simple chip designs☆65Mar 12, 2026Updated last week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Mar 13, 2026Updated last week
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- ☆19Oct 7, 2025Updated 5 months ago
- ☆23Nov 25, 2024Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 2 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago