NVlabs / GL0AMLinks
GL0AM GPU Accelerated Gate Level Logic Simulator
☆27Updated last month
Alternatives and similar repositories for GL0AM
Users that are interested in GL0AM are comparing it to the libraries listed below
Sorting:
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- ☆19Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- DASS HLS Compiler☆29Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 months ago
- ☆46Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- ☆29Updated 7 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 5 months ago
- Next generation CGRA generator☆114Updated last week
- A configurable SRAM generator☆54Updated last month
- high-performance RTL simulator☆175Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- ILA Model Database☆23Updated 4 years ago
- ☆16Updated 3 years ago