GL0AM GPU Accelerated Gate Level Logic Simulator
☆33Feb 11, 2026Updated 7 months ago
Alternatives and similar repositories for GL0AM
Users that are interested in GL0AM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- RTLMeter benchmark suite☆33Updated this week
- ☆111Jun 20, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆52Jan 16, 2025Updated last year
- ☆22Aug 3, 2026Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆102Jun 24, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 4 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Dec 8, 2025Updated 10 months ago
- ☆17Apr 19, 2026Updated 5 months ago
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- ☆17Jul 16, 2020Updated 6 years ago
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- ☆15May 24, 2025Updated last year
- E-Graphs, natively in MLIR☆46Updated this week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- ☆53Mar 3, 2026Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated last month
- ☆21Sep 23, 2026Updated 2 weeks ago
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 3 weeks ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- static symmetry breaking for SAT☆25May 26, 2026Updated 4 months ago
- ☆22Nov 29, 2022Updated 3 years ago