Official code for DeepGate4
☆15Jun 25, 2026Updated last month
Alternatives and similar repositories for DeepGate4-ICLR-25
Users that are interested in DeepGate4-ICLR-25 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19May 24, 2023Updated 3 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆94Jul 10, 2025Updated last year
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆76May 29, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Jul 21, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆10Aug 22, 2023Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆82Apr 30, 2026Updated 3 months ago
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆107Feb 27, 2026Updated 5 months ago
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆28Mar 13, 2025Updated last year
- ☆16Feb 5, 2026Updated 6 months ago
- Code for paper 'ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection'☆15Jul 4, 2025Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- EPFL logic synthesis benchmarks☆262May 6, 2026Updated 3 months ago
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆41May 17, 2024Updated 2 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 4 years ago
- ☆18May 23, 2021Updated 5 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆24Oct 3, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- acst - Analog Circuit Synthesis Tool☆21Jan 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- LLM4DV☆23Sep 30, 2024Updated last year
- ☆15Oct 8, 2024Updated last year
- ☆55Mar 26, 2016Updated 10 years ago
- ☆18Feb 25, 2026Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Updated this week