DeepGate3 for ICCAD2024
☆13May 26, 2025Updated 9 months ago
Alternatives and similar repositories for DeepGate3
Users that are interested in DeepGate3 are comparing it to the libraries listed below
Sorting:
- ☆14Oct 8, 2024Updated last year
- ☆27Jun 25, 2024Updated last year
- ☆15May 24, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- ☆47Mar 14, 2023Updated 2 years ago
- A cache simulator in python☆24Sep 8, 2017Updated 8 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆30Oct 2, 2023Updated 2 years ago
- ☆32Dec 2, 2023Updated 2 years ago
- [NeurIPS 2023] Implementation of "Transformers over Directed Acyclic Graphs"☆77May 19, 2025Updated 9 months ago
- [Neurips 2025]StegoZip: Enhancing Linguistic Steganography Payload in Practice with Large Language Models☆26Dec 4, 2025Updated 3 months ago
- This repository is the official implementation of Topology-Informed Graph Transformer (Choi et al., GRaM Workshop at ICML 2024).☆12Dec 28, 2024Updated last year
- ☆44May 18, 2024Updated last year
- Pythonによる制御工学入門改訂２版☆12Aug 22, 2024Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- ☆12Apr 6, 2025Updated 11 months ago
- Code for the paper "SizeShiftReg: a Regularization Method for Improving Size-Generalization in Graph Neural Networks"☆12Jan 17, 2023Updated 3 years ago
- An implementation of a quantum neural network built using pyquil.☆11Jun 7, 2019Updated 6 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- Code for paper "Towards Efficient Pareto Set Approximation via Weight-Ensembling Mixture of Experts"☆11Sep 13, 2024Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 5 months ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- ☆21Dec 1, 2025Updated 3 months ago
- Deep Multi-layer Fusion Dense Network for Hyperspectral Image Classification.☆11Apr 25, 2021Updated 4 years ago
- [AAAI 2026 Oral] Automatic Multi-agent Communication Topology Design☆33Jan 30, 2026Updated last month
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- ☆10Sep 26, 2024Updated last year
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- ☆13May 26, 2022Updated 3 years ago