zyzheng17 / DeepGate3
DeepGate3 for ICCAD2024
☆10Updated 8 months ago
Alternatives and similar repositories for DeepGate3:
Users that are interested in DeepGate3 are comparing it to the libraries listed below
- ☆22Updated 9 months ago
- ☆10Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆28Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- ☆14Updated last year
- ☆25Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆45Updated 2 weeks ago
- The first version of TritonPart☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆51Updated 4 months ago
- ☆22Updated 7 months ago
- ☆28Updated 10 months ago
- ☆15Updated 2 years ago
- ☆26Updated 9 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 9 months ago
- Research paper based on or related to ABC.☆32Updated 3 weeks ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆16Updated 3 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆44Updated 2 months ago
- just checking☆15Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- GNN-RE datasets for circuit recognition☆41Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago