amahzoon / genmul
☆14Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for genmul
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 3 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- ☆11Updated 2 years ago
- ☆20Updated 6 months ago
- ☆12Updated 11 months ago
- Research paper based on or related to ABC.☆15Updated 2 weeks ago
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆27Updated last month
- Logic optimization and technology mapping tool.☆17Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- ☆15Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- ☆12Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆17Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆14Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago
- ☆11Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- C++ header-only exact synthesis library☆15Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- GPU-based logic synthesis tool☆67Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated last week
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆14Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆33Updated last month
- ☆14Updated last year
- ☆26Updated 7 years ago