amahzoon / genmulLinks
☆16Updated 4 years ago
Alternatives and similar repositories for genmul
Users that are interested in genmul are comparing it to the libraries listed below
Sorting:
- ☆10Updated 5 years ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- ☆12Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Research paper based on or related to ABC.☆43Updated last week
- ☆17Updated 2 years ago
- ☆21Updated this week
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆24Updated last year
- ☆16Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- ☆22Updated 11 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆15Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago