amahzoon / genmulLinks
☆17Updated 4 years ago
Alternatives and similar repositories for genmul
Users that are interested in genmul are comparing it to the libraries listed below
Sorting:
- Logic optimization and technology mapping tool.☆19Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- Research paper based on or related to ABC.☆51Updated last month
- ☆19Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- ☆12Updated 2 years ago
- ☆22Updated 2 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- ☆22Updated last year
- ☆24Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- A logic synthesis tool☆78Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆15Updated 2 years ago
- ☆36Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- This is a repo to store circuit design datasets☆19Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago