amahzoon / genmulLinks
☆16Updated 4 years ago
Alternatives and similar repositories for genmul
Users that are interested in genmul are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆12Updated 2 years ago
- ☆19Updated 2 years ago
- GPU-based logic synthesis tool☆83Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 6 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 9 months ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆22Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 7 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- ☆22Updated last year
- A logic synthesis tool☆77Updated 3 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆20Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆26Updated 4 months ago
- ILA Model Database☆23Updated 4 years ago