amahzoon / genmulLinks
☆19Updated 5 years ago
Alternatives and similar repositories for genmul
Users that are interested in genmul are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- Research paper based on or related to ABC.☆65Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- ☆20Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- GPU-based logic synthesis tool☆97Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆12Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- A logic synthesis tool☆84Updated 4 months ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- ☆29Updated last year
- Using e-graphs for logic synthesis☆30Updated this week
- This is a repo to store circuit design datasets☆19Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- ILA Model Database☆24Updated 5 years ago
- ☆44Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- ☆27Updated last year
- ☆16Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 3 weeks ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago