☆17Jul 21, 2025Updated last year
Alternatives and similar repositories for ACE
Users that are interested in ACE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Oct 8, 2024Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last month
- ☆14Dec 31, 2022Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆28Mar 13, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- ☆30Jun 25, 2024Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆31Oct 17, 2020Updated 5 years ago
- A circuit-based Boolean satisfiability (SAT) solver☆19Jan 12, 2026Updated 6 months ago
- Official code for DeepGate4☆15Jun 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆121May 18, 2023Updated 3 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆37Updated this week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆22Dec 23, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆76May 29, 2025Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- EPFL logic synthesis benchmarks☆262May 6, 2026Updated 3 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆30Jun 23, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆48May 29, 2025Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- RTL-to-Vector-to-GDS☆86Apr 2, 2026Updated 4 months ago
- ☆15Jul 25, 2024Updated 2 years ago
- [ICLR 2025 Spotlight] LayerDAG: A Layerwise Autoregressive Diffusion Model of Directed Acyclic Graphs☆30Jan 26, 2025Updated last year
- C++ code accompanying the paper "A Dynamic Topological Sort Algorithm for Directed Acyclic Graphs".☆18Feb 14, 2024Updated 2 years ago
- ☆32Jun 18, 2026Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆33Jan 17, 2020Updated 6 years ago
- ☆13Oct 11, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16Feb 5, 2026Updated 6 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆46Apr 10, 2026Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆82Apr 30, 2026Updated 3 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago