hkust-zhiyao / PANDALinks
PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
☆16Updated last year
Alternatives and similar repositories for PANDA
Users that are interested in PANDA are comparing it to the libraries listed below
Sorting:
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- An integrated CGRA design framework☆91Updated 6 months ago
- A list of our chiplet simulaters☆41Updated 3 months ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- ☆59Updated 6 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆44Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 3 weeks ago
- ☆47Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆13Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆97Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month