hkust-zhiyao / PANDALinks
PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
☆16Updated last year
Alternatives and similar repositories for PANDA
Users that are interested in PANDA are comparing it to the libraries listed below
Sorting:
- A list of our chiplet simulaters☆43Updated 4 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆46Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- ☆60Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆48Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- DRA+RISC-V Exploration Framework☆18Updated last year
- ☆32Updated 11 months ago