hkust-zhiyao / PANDA
PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
☆11Updated 9 months ago
Related projects: ⓘ
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- An Open-Source Tool for CGRA Accelerators☆50Updated last month
- A list of our chiplet simulaters☆18Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆59Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆53Updated this week
- ☆33Updated 6 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆73Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- ☆32Updated 2 months ago
- ACM TODAES Best Paper Award, 2022☆23Updated 10 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆39Updated last year
- The open-sourced version of BOOM-Explorer☆31Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- CGRA framework with vectorization support.☆18Updated 5 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- ☆15Updated 2 years ago