hkust-zhiyao / PANDA
PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
☆14Updated last year
Alternatives and similar repositories for PANDA:
Users that are interested in PANDA are comparing it to the libraries listed below
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- The open-sourced version of BOOM-Explorer☆36Updated last year
- A list of our chiplet simulaters☆26Updated 3 years ago
- An integrated CGRA design framework☆85Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- ☆41Updated 10 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- ☆37Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆77Updated 2 months ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ☆19Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆16Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- ☆9Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- This is a python repo for flattening Verilog☆15Updated last week
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 10 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated last week
- ☆18Updated 2 months ago