hkust-zhiyao / RTLLMLinks
An open-source benchmark for generating design RTL with natural language
☆112Updated 7 months ago
Alternatives and similar repositories for RTLLM
Users that are interested in RTLLM are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆203Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- ☆155Updated 8 months ago
- Verilog evaluation benchmark for large language model☆279Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ☆46Updated 8 months ago
- ☆14Updated 9 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆24Updated 2 months ago
- ☆204Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆169Updated 3 months ago
- ☆23Updated 7 months ago
- ☆42Updated 9 months ago
- ☆81Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- ☆22Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- An integrated CGRA design framework☆89Updated 3 months ago
- ☆52Updated 3 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- Dataset for ML-guided Accelerator Design