hkust-zhiyao / RTLLM
An open-source benchmark for generating design RTL with natural language
☆106Updated 6 months ago
Alternatives and similar repositories for RTLLM
Users that are interested in RTLLM are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆191Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- ☆149Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆28Updated 6 months ago
- Verilog evaluation benchmark for large language model☆259Updated 3 months ago
- ☆42Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆40Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated 11 months ago
- ☆22Updated 10 months ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- ☆52Updated 7 months ago
- This is a python repo for flattening Verilog☆16Updated this week
- ☆192Updated 10 months ago
- ☆42Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆160Updated 2 months ago
- ☆23Updated last month
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆13Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 3 weeks ago
- An integrated CGRA design framework☆88Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆27Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆49Updated last week
- ☆12Updated 8 months ago
- ☆80Updated last month