Alternatives and similar repositories for RTLLM

Users that are interested in RTLLM are comparing it to the libraries listed below

• shailja-thakur / VGen
  ☆184Updated 11 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆323Updated 2 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆227Updated 8 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆56Updated 4 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 11 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 4 months ago
• AutoBench / AutoBench
  ☆28Updated 5 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆238Updated last year
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆59Updated 3 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆49Updated 9 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆133Updated 2 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆155Updated 5 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆63Updated 5 months ago
• hkust-zhiyao / PANDA
  PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
  ☆16Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆40Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 4 months ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆29Updated 2 years ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆138Updated 3 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆62Updated 3 weeks ago
• NVlabs / CircuitOps
  ☆91Updated 3 months ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆60Updated 2 months ago
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆91Updated 6 months ago
• NVlabs / INSTA
  ☆87Updated 3 months ago
• GATECH-EIC / mg-verilog
  ☆48Updated last year
• The-OpenROAD-Project / asap7
  ☆194Updated 6 months ago
• Entropy-xcy / sns
  ☆19Updated 2 years ago
• zshi0616 / python-deepgate
  ☆23Updated last year
• pkuzjx / EDA-wiki
  EDA wiki
  ☆131Updated 6 months ago
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆43Updated 2 years ago