An open-source benchmark for generating design RTL with natural language
☆237Aug 15, 2026Updated 2 months ago
Alternatives and similar repositories for RTLLM
Users that are interested in RTLLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆327Feb 9, 2025Updated last year
- Verilog evaluation benchmark for large language model☆483Jul 14, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- ☆63Jul 13, 2026Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- ☆211Oct 17, 2024Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Oct 17, 2024Updated 2 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated last year
- ☆238Jun 8, 2026Updated 4 months ago
- ☆31Apr 23, 2024Updated 2 years ago
- ☆188Mar 10, 2025Updated last year
- ☆64Mar 10, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24May 20, 2026Updated 4 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆142Apr 11, 2025Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆43Dec 21, 2025Updated 9 months ago
- ☆296Jul 8, 2024Updated 2 years ago
- ☆58Oct 8, 2024Updated 2 years ago
- ☆50May 18, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆32Sep 4, 2026Updated last month
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18Nov 19, 2023Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- ☆61Oct 10, 2026Updated last week
- ☆46Apr 11, 2025Updated last year
- ☆58Jan 6, 2026Updated 9 months ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 3 months ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago