hkust-zhiyao / RTLLMLinks
An open-source benchmark for generating design RTL with natural language
☆135Updated 11 months ago
Alternatives and similar repositories for RTLLM
Users that are interested in RTLLM are comparing it to the libraries listed below
Sorting:
- ☆184Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆232Updated 8 months ago
- Verilog evaluation benchmark for large language model☆327Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆50Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- ☆28Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- ☆54Updated 5 months ago
- ☆14Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- ☆41Updated last year
- ☆245Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆67Updated 6 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- ☆91Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆20Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- ☆74Updated 7 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆23Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- ☆201Updated 7 months ago
- ☆49Updated last year
- ☆88Updated 4 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 3 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago