Alternatives and similar repositories for RTLLM

Users that are interested in RTLLM are comparing it to the libraries listed below

• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆243Updated 10 months ago
• shailja-thakur / VGen
  ☆193Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆60Updated 7 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆359Updated 5 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆79Updated 8 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• AutoBench / AutoBench
  ☆33Updated 8 months ago
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆91Updated 9 months ago
• vaughnbetz / COFFE
  ☆46Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆47Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last week
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆71Updated 5 months ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆149Updated this week
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆55Updated 7 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆74Updated 3 weeks ago
• NVlabs / CircuitOps
  ☆95Updated 6 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆258Updated last year
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆25Updated 6 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆43Updated last year
• NVlabs / VerilogCoder
  ☆91Updated 9 months ago
• The-OpenROAD-Project / asap7
  ☆219Updated 9 months ago
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• shailja-thakur / AutoChip
  ☆40Updated 9 months ago
• VeriGOOD-ML / public
  ☆65Updated 8 months ago
• AutoBench / CorrectBench
  ☆32Updated last week
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆166Updated 8 months ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆30Updated 2 years ago
• ecolab-nus / morpher
  An Open-Source Tool for CGRA Accelerators
  ☆80Updated 3 months ago