hkust-zhiyao / RTLLM
An open-source benchmark for generating design RTL with natural language
☆70Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for RTLLM
- Verilog evaluation benchmark for large language model☆179Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆129Updated last month
- ☆119Updated last month
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆21Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- ☆130Updated 4 months ago
- This is a python repo for flattening Verilog☆13Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- Dataset for ML-guided Accelerator Design☆31Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆37Updated 4 months ago
- ☆38Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- An integrated CGRA design framework☆83Updated last week
- ☆45Updated last month
- ☆17Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- ☆100Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- ☆31Updated last month
- ☆27Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago