UT-LCA / ML4Accel-Dataset
Dataset for ML-guided Accelerator Design
☆34Updated 3 months ago
Alternatives and similar repositories for ML4Accel-Dataset:
Users that are interested in ML4Accel-Dataset are comparing it to the libraries listed below
- An integrated CGRA design framework☆85Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆36Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 8 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- A list of our chiplet simulaters☆28Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 4 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- ☆16Updated 3 years ago
- ☆9Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆53Updated last year
- ☆40Updated last week
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 2 months ago
- ☆22Updated 7 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆42Updated this week
- ☆25Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- ☆38Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago