UT-LCA / ML4Accel-DatasetLinks
Dataset for ML-guided Accelerator Design
☆37Updated 9 months ago
Alternatives and similar repositories for ML4Accel-Dataset
Users that are interested in ML4Accel-Dataset are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆44Updated 11 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- ☆63Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A list of our chiplet simulaters☆34Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆15Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 4 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- ☆24Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆57Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week