UT-LCA / ML4Accel-Dataset
Dataset for ML-guided Accelerator Design
☆35Updated 3 months ago
Alternatives and similar repositories for ML4Accel-Dataset:
Users that are interested in ML4Accel-Dataset are comparing it to the libraries listed below
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆48Updated 9 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- An integrated CGRA design framework☆86Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆37Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- ☆47Updated 3 weeks ago
- A list of our chiplet simulaters☆30Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 6 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆31Updated last week
- ☆25Updated 10 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆41Updated last week
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆46Updated 3 months ago
- ☆16Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- ☆22Updated 4 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆44Updated 10 months ago
- ☆41Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- ☆57Updated last year