UT-LCA / ML4Accel-DatasetLinks
Dataset for ML-guided Accelerator Design
☆37Updated 7 months ago
Alternatives and similar repositories for ML4Accel-Dataset
Users that are interested in ML4Accel-Dataset are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆45Updated 3 weeks ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A list of our chiplet simulaters☆33Updated 2 months ago
- An integrated CGRA design framework☆89Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 6 months ago
- ☆55Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆60Updated last month
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆17Updated 9 months ago
- ☆33Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- DRA+RISC-V Exploration Framework☆16Updated last year