hkust-zhiyao / RTL-Timer
Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆17Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for RTL-Timer
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- Research paper based on or related to ABC.☆15Updated last week
- This is a repo to store circuit design datasets☆15Updated 10 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- This is a python repo for flattening Verilog☆13Updated last month
- ☆21Updated 4 months ago
- ☆20Updated 7 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆20Updated 6 months ago
- ☆15Updated 2 years ago
- GPU-based logic synthesis tool☆69Updated 4 months ago
- ☆27Updated 11 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated 2 months ago
- ☆12Updated 2 years ago
- ☆12Updated last year
- ☆14Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- An open-source benchmark for generating design RTL with natural language☆71Updated 2 weeks ago
- ☆14Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Simple Python interface for ABC☆23Updated last year
- Dataset for ML-guided Accelerator Design☆31Updated this week
- The first version of TritonPart☆22Updated 10 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆20Updated this week
- Logic optimization and technology mapping tool.☆17Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year