Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆43May 29, 2025Updated 10 months ago
Alternatives and similar repositories for RTL-Timer
Users that are interested in RTL-Timer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆67May 29, 2025Updated 10 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆57Oct 28, 2024Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆18Dec 18, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- ☆45May 18, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆271Feb 9, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆178Nov 8, 2024Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25Dec 21, 2025Updated 3 months ago
- ☆20Oct 27, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆17Apr 16, 2024Updated last year
- [DAC2024] Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration☆10Oct 31, 2024Updated last year
- Research paper based on or related to ABC.☆72Jan 19, 2026Updated 2 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆15Apr 12, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- ☆199Oct 17, 2024Updated last year
- ☆59Jan 19, 2026Updated 2 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- ☆18Jul 12, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 3 months ago
- ☆24Jun 23, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆55Jul 1, 2024Updated last year