hkust-zhiyao / RTL-TimerLinks
Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆31Updated 2 months ago
Alternatives and similar repositories for RTL-Timer
Users that are interested in RTL-Timer are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 9 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆22Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆36Updated last year
- GPU-based logic synthesis tool☆86Updated last month
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- ☆19Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- ☆16Updated 4 years ago
- ☆52Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆74Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- ☆81Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆24Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆16Updated 3 years ago