hkust-zhiyao / RTL-Timer
Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆15Updated 2 months ago
Related projects: ⓘ
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- Research paper based on or related to ABC.☆14Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆16Updated 3 months ago
- ☆18Updated 2 months ago
- This is a python repo for flattening Verilog☆12Updated 2 months ago
- ☆18Updated 4 months ago
- This is a repo to store circuit design datasets☆15Updated 8 months ago
- ☆24Updated 9 months ago
- ☆15Updated 2 years ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- Logic optimization and technology mapping tool.☆17Updated 11 months ago
- ☆12Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago
- The first version of TritonPart☆18Updated 8 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆59Updated 2 months ago
- Simple Python interface for ABC☆21Updated last year
- ☆14Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆16Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Updated 9 months ago
- ☆29Updated 11 months ago
- ☆39Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆17Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆72Updated this week
- ☆14Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆27Updated 3 weeks ago