hkust-zhiyao / RTL-TimerLinks
Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆27Updated last week
Alternatives and similar repositories for RTL-Timer
Users that are interested in RTL-Timer are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆22Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- This is a repo to store circuit design datasets☆17Updated last year
- ☆24Updated last year
- ☆17Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Research paper based on or related to ABC.☆43Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- ☆31Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- ☆16Updated 4 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- The first version of TritonPart☆26Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆16Updated 3 years ago
- ABACUS is a tool for approximate logic synthesis☆14Updated 4 years ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆9Updated 4 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago