hkust-zhiyao / RTL-TimerLinks
Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆38Updated 7 months ago
Alternatives and similar repositories for RTL-Timer
Users that are interested in RTL-Timer are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- ☆44Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆27Updated last year
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- Research paper based on or related to ABC.☆69Updated this week
- ☆20Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- ☆29Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- ☆59Updated 7 months ago
- ☆19Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆78Updated 2 weeks ago
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- ☆91Updated 6 months ago
- Using e-graphs for logic synthesis☆30Updated this week