Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
☆54May 29, 2025Updated last year
Alternatives and similar repositories for RTL-Timer
Users that are interested in RTL-Timer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- ☆14Oct 13, 2025Updated last year
- ☆21Oct 27, 2022Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- ☆13Jul 30, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆19Jan 29, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- ☆10Sep 29, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆46Apr 13, 2025Updated last year
- ☆50May 18, 2024Updated 2 years ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated 2 months ago
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 3 weeks ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 5 months ago
- ☆17Updated this week
- An open-source benchmark for generating design RTL with natural language☆244Aug 15, 2026Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆330Feb 9, 2025Updated last year
- End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI☆12Sep 21, 2026Updated last month
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆51Oct 13, 2026Updated 3 weeks ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- Research paper based on or related to ABC.☆75Jun 11, 2026Updated 4 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 3 years ago
- ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (ACL 2026)☆17Aug 19, 2026Updated 2 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆23Updated this week
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Oct 31, 2026Updated last week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago