[ICCD2026] CPPL: A Circuit Prompt Programming Language
☆21Aug 19, 2026Updated 2 months ago
Alternatives and similar repositories for CPPL
Users that are interested in CPPL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆30Jun 25, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Oct 15, 2026Updated last week
- ☆13Jan 20, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆18Jul 26, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆50May 29, 2025Updated last year
- ☆17Apr 16, 2024Updated 2 years ago
- ☆62Oct 10, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆33Sep 4, 2026Updated last month
- ☆10Sep 29, 2024Updated 2 years ago
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- ☆22Dec 27, 2024Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- Drop-in GPU kernel optimizer for PyTorch models, no CUDA or GPU expertise required☆25Jun 7, 2026Updated 4 months ago
- ☆30Dec 24, 2023Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Sep 27, 2022Updated 4 years ago
- Designing Full Chip from IEEE Paper using AI in SKY130☆44Jul 4, 2026Updated 3 months ago
- The register-transfer level (RTL) implementation of FIONA-V baseline ISA, affiliated to FIONA toolchains.☆10Oct 30, 2023Updated 2 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- EDA wiki☆55Mar 1, 2023Updated 3 years ago
- ☆23Jun 24, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🤓 A tutorial on the Discretized Logistic Mixture Likelihood (DLML)☆12Aug 10, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- This is a tutorial on standard digital design flow☆86May 24, 2021Updated 5 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- 本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。☆10Jul 19, 2023Updated 3 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 4 years ago