CPPL: A Circuit Prompt Programming Language
☆16May 29, 2026Updated 2 months ago
Alternatives and similar repositories for CPPL
Users that are interested in CPPL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆30Jun 25, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆24Jul 14, 2026Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆45May 29, 2025Updated last year
- ☆60Jan 19, 2026Updated 6 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- ☆17Apr 16, 2024Updated 2 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆29Dec 24, 2023Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆22Dec 27, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆34Jun 17, 2026Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆74May 29, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Jun 24, 2026Updated last month
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- GPU-based logic synthesis tool☆108Mar 31, 2026Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆239Jul 27, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ISEDA'26 LEGO official Repo☆31Apr 8, 2026Updated 3 months ago
- Implementation of adaptive filters such as BMFLC, FLC, and WFLC in C++ using Arduino☆18Jul 13, 2017Updated 9 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 3 years ago
- 本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。☆10Jul 19, 2023Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 4 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago