[ICCD2026] CPPL: A Circuit Prompt Programming Language
☆21Aug 19, 2026Updated 2 months ago
Alternatives and similar repositories for CPPL
Users that are interested in CPPL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆30Jun 25, 2024Updated 2 years ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆30Oct 26, 2026Updated 2 weeks ago
- ☆17Nov 1, 2026Updated last week
- ☆13Jan 20, 2023Updated 3 years ago
- End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI☆12Sep 21, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- ☆21Aug 19, 2026Updated 2 months ago
- DeepGate3 for ICCAD2024☆14Oct 25, 2026Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 3 years ago
- ISEDA'26 LEGO official Repo☆31Apr 8, 2026Updated 7 months ago
- ☆18Jul 26, 2026Updated 3 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- LLM4DV☆23Sep 30, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆46Apr 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- ☆17Apr 16, 2024Updated 2 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Nov 5, 2026Updated last week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- ☆10Sep 29, 2024Updated 2 years ago
- ☆62Oct 10, 2026Updated last month
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆51Oct 13, 2026Updated 3 weeks ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆38Sep 4, 2026Updated 2 months ago
- ☆15Sep 27, 2022Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆13Nov 6, 2026Updated last week
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- World's first hazard checker for NVIDIA Blackwell (sm_120), with an assembler and scheduler matched against their own compiler byte for b…☆15Nov 1, 2026Updated last week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- Documentation for IHP 130nm BiCMOS Open Source PDK☆10Oct 14, 2026Updated 3 weeks ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- MX Systolic Arrays on FPGAs☆14Oct 26, 2026Updated 2 weeks ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
Are these results useful?